**TPS281C30** 


# TPS281C30x 60V 耐圧、30mΩ、シングルチャネル スマート ハイサイド スイッ チ

### 1 特長

- 広い動作電圧範囲:6V~36V
- ディセーブル時に 64V DC への対処能力
- 低 R<sub>ON</sub>:標準値 30mΩ、最大値 55mΩ
- 可変電流制限によるシステムレベルの信頼性の向上
  - バージョン A、C:1A~5A (固定 0.5A)
  - バージョン B、D、E:2A~10A (固定 0.5A)
- 高精度電流センシング
  - 標準センス モードで 1A 時に ±4%
  - 高精度センス モードで 6mA 時に ±12.5%
- 65Vを超える誘導性放電クランプを内蔵
- 1µA 未満の低いスタンバイ電流 (スタンバイ モードは バージョン A、B、C、D でのみ利用可能)
- 1.5mA 未満の低静止電流
- 機能安全に対応
- 動作時接合部温度:-40~125℃
- 入力制御:1.8V、3.3V、5V のロジック互換
- ADC 保護のためのフォルト検出電圧スケーリングを内
- オフ状態での開路検出
- サーマル シャットダウンおよびスイング検出
- 熱特性強化型 14 ピン TSSOP パッケージ
- 熱特性強化型 20 ピン QFN パッケージ

## 2 アプリケーション

- デジタル出力モジュール
- セーフトルクオフ (STO)
- 保持ブレーキ
- 一般的な抵抗性、誘導性、容量性負荷



代表的なアプリケーション回路図

### 3 概要

TPS281C30x は、産業用制御システムの要件を満たすよ うに設計された、シングル チャネル スマート ハイサイド ス イッチです。 $R_{ON}$  が低い (30mΩ) ため、デバイスの電力 消費が最小化され、最大 6A DC の広い範囲の出力負荷 電流を駆動でき、64V DC 耐圧でシステムの堅牢性が向 上します。

このデバイスには、サーマルシャットダウン、出力クラン プ、電流制限などの保護機能が内蔵されています。これら の機能により、短絡などのフォルトイベントが発生したとき のシステムの堅牢性が向上します。TPS281C30x は、可 変電流制限回路を実装しています。この回路は、大きな容 量性負荷を駆動する際に突入電流を低減し、過負荷電流 を最小化することで、システムの信頼性を向上させます。ラ ンプや高速充電の容量性負荷など、大きな突入電流の負 荷を駆動するために、TPS281C30x では、より高いレベ ルの許容電流を使用した突入電流期間が設定されていま す。本デバイスは、過負荷およびオープン負荷の検出な どの負荷診断機能を高めることができる高精度の負荷電 流検出機能も備えているため、よりよい予知保全が可能で

TPS281C30E は、電気的高速過渡 (EFT) 耐性を強化し ており、VS または VOUT で印加される最大 2.5kV の EFT パルス、10nF の出力コンデンサ、およびパルス ジェ ネレータと出力の間にある 100pF のカップリング コンデン サによってオフの状態を維持します。大型の出力コンデン サを使用すると、EFT レベルをさらに高めることができま す。EFT 耐性の強化により、産業用システムでの望ましく ないカップリングに対するシステムの堅牢性が向上しま

TPS281C30x は、小型の 14 ピン、0.65mm ピン ピッチ の 4.4mm × 5mm HTSSOP リード付きパッケージ (バー ジョン A、B、C、D)、および 20 ピン、0.65mm ピンピッチ の 5mm × 5mm QFN (すべてのバージョン) で供給され、 PCB のフットプリントを最小限に抑えます。

パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>		
TPS281C30x	RGW (QFN, 20)	5.00mm × 5.00mm		
	PWP (HTSSOP, 14)	5.00mm × 6.40mm		

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。 バージョン E は、QFN パッケ ージでのみ利用できます。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



## **Table of Contents**

1 特長 8.2 Functional Block Diagram 8.3 Device Functional Modes 8.3 Device Function Mode	23
	24
3 概要1 8.4 Feature Description	
4 Device Comparison Table	14
5 Pin Configuration and Functions4 9.1 Application Information4	14
6 Specifications 6 9.2 Typical Application	
6.1 Absolute Maximum Ratings	<del>1</del> 6
6.2 ESD Ratings	<del>1</del> 6
6.3 Recommended Operating Conditions	
6.4 Thermal Information7 10.1 ドキュメントの更新通知を受け取る方法	
6.5 Electrical Characteristics7 10.2 サポート・リソース5	50
6.6 SNS Timing Characteristics	50
6.7 Switching Characteristics13 10.4 静電気放電に関する注意事項5	50
6.8 Typical Characteristics15 10.5 用語集	50
7 Parameter Measurement Information	50
8 Detailed Description	
8.1 Overview	50

## **4 Device Comparison Table**

## 表 4-1. Device Options

DEVICE VERSION	PART NUMBER	CURRENT LIMIT RANGE	INTEGRATED CLAMP FOR INDUCTIVE LOADS	ENHANCED EFT IMMUNITY	STANDBY MODE DURING OFF STATE	OFF STATE OPEN LOAD DETECTION
Α	TPS281C30A <sup>(1)</sup>	1 A to 5 A	Yes	No	Yes	Yes
В	TPS281C30B <sup>(1)</sup>	2 A to 10 A	Yes	No	Yes	Yes
С	TPS281C30C <sup>(1)</sup>	1 A to 5 A	No	No	Yes	Yes
D	TPS281C30D <sup>(1)</sup>	2 A to 10 A	No	No	Yes	Yes
E	TPS281C30E <sup>(2)</sup>	2 A to 10 A	No	Yes	No	No

Devices available in RGW package now. PWP package in preview. Contact TI for additional information. Device is only available in RGW package.



## **5 Pin Configuration and Functions**




図 5-1. PWP Package, 14-Pin HTSSOP (Top View)




図 5-2. RGW Package, 20-Pin QFN (Top View)

表 5-1. Pin Functions

	PIN		TYPE	DESCRIPTION
NAME	PWP	RGW	ITPE	DESCRIPTION
GND	1	18	Power	Ground of device. Connect to resistor- diode ground network to have reverse polarity protection.
EN	2	15	I	Input control for channel activation. Internal pulldown.
DIAG_EN	3	16	I	Enable-disable pin for diagnostics and current sensing. Internal pulldown.
FAULT	4	17	0	Open drain global fault output. Referred to FLT, or fault pin.
OL_ON	5	19	1	Enable-disable pin for higher resolution current sense(Only available when I <sub>OUT</sub> < I <sub>Ksns2_EN</sub> ). Internal pulldown.
SNS	6	20	0	Analog current output corresponding to load current. Connect a resistor to GND to convert to voltage.
ILIM	7	1	0	Adjustable current limit. Connect a resistor to set the current limit. Optionally short to ground or leave pin floating to set the current limit to the default internal current limit. See the electrical characteristics for more information.
NC	11	2, 7, 8, 9, 14	N/A	No internal connection.
VOUT	8, 9, 10	3, 4, 5, 6	Power	Output of high side switch, connect to load.
VS	12, 13, 14	10, 11, 12, 13	Power	Power supply input.
Pad	Thermal Pad	Pad	_	Thermal pad, internally shorted to ground.

### **Recommended Connection for Unused Pins**

TPS281C30x is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins may be considered as optional.

表 5-2. Connections for Optional Pins

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 10-kΩ resistor	Analog sense is not available.
ILIM	Float	If the ILIM pin is left floating, the device will be set to the default internal current-limit threshold. This is considered a fault state for the device.
FAULT	FAULT Float If the FAULT pin is unused, the system cannot read faults froutput.	
DIAG_EN	Float or ground through R <sub>PROT</sub> resistor	With DIAG_EN unused, the analog sense, open-load, and short-to-supply diagnostics are not available.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

4



## 表 5-2. Connections for Optional Pins (続き)

		• ' '
PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
OL_ON	Ground through R <sub>PROT</sub> resistor	With OL_ON unused, the high accuracy sense mode is not available.

5

Product Folder Links: TPS281C30



## 6 Specifications

### **6.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted)(1)

	·	MIN	MAX	UNIT
Continuous supply voltage, V <sub>S</sub> with respect to IC GND:	Version A, B	-0.7	64	V
Continuous supply voltage, V <sub>OUT</sub> with respect to IC GNE	): Version A, B	-60	64	V
Transient (< 100 us) voltage at the supply pin, V <sub>S</sub> with r	espect to IC GND: Version A, B	-0.7	81	V
Continuous supply voltage, V <sub>S</sub> with respect to IC GND: V	Version C, D, E	-0.7	83	V
Continuous supply voltage, V <sub>OUT</sub> with respect to IC GNE	): Version C, D, E	-60	83	V
Continuous voltage across the VS and VOUT pins (V <sub>S</sub> -	V <sub>OUT</sub> ): Version C, D, E	-0.7	83	V
Enable pin voltage, V <sub>EN</sub>		-1	6	V
OL_ON pin voltage, V <sub>OL ON</sub>		-1	6	V
DIAG_EN pin voltage, V <sub>DIAG_EN</sub>		-1	6	V
Sense pin voltage, V <sub>SNS</sub>		-1	6	V
FAULT pin voltage, V <sub>FAULT</sub>		-1	6	V
Reverse ground current, I <sub>GND</sub>	V <sub>S</sub> < 0 V		-50	mA
Maximum junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins except VS and VOUT	±2000	V	
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	VS and VOUT with respect to GND	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	All pins	±750	V
V <sub>(ESD4)</sub>	Electrostatic discharge	Contact discharge, per IEC 61000-4-2 (4)	VS and VOUT	±8000	V
V <sub>(EFT)</sub>	Electrostatic discharge	Electrical fast transient, per IEC 61000-4-4, version E	VS and VOUT	±2500	V
V <sub>(surge)</sub>	Electrostatic discharge	Surge protection with 42 $\Omega$ , per IEC 61000-4-5; 1.2/50 $\mu s^{(4)}$	VS and VOUT	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) Tested with application circuit and supply voltage (VS) of 24-V, ENx pins High (Output Enabled) and EN pins Low (Outputs Disabled). 2.5kV is rated for 100pF coupling capacitor, 10nF output capacitor at the output. The max EFT voltage level will change with different coupling capacitor and output capacitor used.
- (4) Tested with application circuit and supply voltage (VS) of 24-V, ENx pins High (Output Enabled) and and EN pins Low (Outputs Disabled)

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>S_OP_NOM</sub>	Nominal supply voltage <sup>(1)</sup>	6.0	36	V
V <sub>S_OP_MAX</sub>	Extended operating voltage <sup>(2)</sup>	6.0	48	V
V <sub>EN</sub>	Enable voltage	<b>-</b> 1	5.5	V

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>OL_ON</sub>	OL_ON pin voltage, V <sub>OL_ON</sub>	-1	5.5	V
V <sub>DIAG_EN</sub>	Diagnostic Enable voltage	-1	5.5	V
V <sub>FAULT</sub>	FAULT pin voltage	-1	5.5	V
V <sub>SNS</sub>	Sense voltage	-1	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

- (1) All operating voltage conditions are measured with respect to device GND
- (2) Device will function within extended operating range, however some parametric values might not apply

### **6.4 Thermal Information**

		TPS2	TPS281C30x			
	THERMAL METRIC <sup>(1)</sup> (2)	RGW (QFN)	PWP (HTSSOP)	UNIT		
		20 PINS	14 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.9	31.5	°C/W		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	19.7	23.8	°C/W		
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.5	7.4	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	0.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	7.5	7.3	°C/W		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.8	1.5	°C/W		

- (1) For more information about traditional and new thermal metrics, see the SPRA953 application report.
- (2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

### 6.5 Electrical Characteristics

 $V_S = 6 \text{ V}$  to 36 V,  $T_A = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
VS SUPPLY	Y VOLTAGE AND CURREN	T					
IL <sub>NOM</sub>	Continuous load current	V <sub>EN</sub> = HI	T <sub>AMB</sub> = 85°C		6		Α
	Total device standby current (including MOSFET) with diagnostics disabled (Ver. A, B, C, D)	$VS \le 36$ V, $V_{EN} = V_{DIAG\_EN} = LO, V_{OUT} = 0$ V	T <sub>J</sub> = -40°C to 85°C		0.25	0.7	μА
I <sub>STBY,</sub> vs	Total device standby current (including MOSFET) with diagnostics disabled (Ver. A, B, C, D)	$VS \le 36$ V, $V_{EN} = V_{DIAG\_EN} = LO$ , $V_{OUT} = 0$	T <sub>J</sub> = 150°C		0.63	6	μΑ
I <sub>STBY,</sub> VS_DIAG	V <sub>S</sub> standby current with diagnostics enabled (Ver. A, B, C, D)	VS ≤ 36 V, V <sub>EN</sub> = LO, V <sub>DIA</sub>	/S ≤ 36 V, V <sub>EN</sub> = LO, V <sub>DIAG_EN</sub> = HI, V <sub>OUT</sub> = 0 V		1.2	1.5	mA
_	V <sub>s</sub> quiescent during OFF	VS ≤ 60 V,	$T_J = -40$ °C to 85°C			0.95	mA
I <sub>Q(OFF),</sub> vs	state (Ver. E)	$V_{EN} = 0 \text{ V}, V_{OUT} = 24\text{V},$ $V_{DIAG} = 0\text{V}$	T <sub>J</sub> = 125°C			0.98	mA
I <sub>Q, VS</sub>	V <sub>S</sub> quiescent current with diagnostics disabled	V <sub>EN</sub> = HI, V <sub>DIAG_EN</sub> = LO	I <sub>OUT</sub> = 0A		0.98	1.3	mA
I <sub>Q, VS_DIAG</sub>	V <sub>S</sub> quiescent current with diagnostics enabled	V <sub>ENx</sub> = HI, V <sub>DIAG_EN</sub> = HI	I <sub>OUT</sub> = 0A		1.0	1.5	mA
t <sub>STBY</sub>	Standby mode delay time (Ver. A, B, C, D)	V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 0 V to standby			20		ms
_	Output leakage current	VS ≤ 36 V,	T <sub>J</sub> = 85°C			0.4	μA
I <sub>OUT(OFF)</sub>	(Ver. A, B, C, D)	$V_{\text{EN}} = V_{\text{DIAG\_EN}} = 0 \text{ V},$ $V_{\text{OUT}} = 0 \text{ V}$	T <sub>J</sub> = 125°C		0.5	6	μΑ



 $V_S$  = 6 V to 36 V,  $T_A$ = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
		VS ≤ 36 V,	$T_J = -40$ °C to 85°C			28	μA
ı	Output leakage current	$V_{EN} = V_{DIAG\_EN} = 0 V,$ $V_{OUT} = 0 V$	T <sub>J</sub> = 125°C				μΑ
I <sub>OUT(OFF)</sub>	(Ver. E)	VS ≤ 36 V,	T <sub>J</sub> = -40°C to 85°C	-6		9	μA
		$V_{\text{EN}} = V_{\text{DIAG\_EN}} = 0 \text{ V},$ $V_{\text{OUT}} = 10 \text{ V}$	T <sub>J</sub> = 125°C	-10		10	μΑ
t <sub>EFT_DELAY</sub>	Delay for EFT protection after device turnoff (Ver. E)	$VS \le 60 \text{ V},$ $V_{EN} = 0 \text{ V}, V_{OUT} \text{ floating},$ $V_{DIAG} = 0 \text{ V}$ $T_J = -40 ^{\circ}\text{C to } 125 ^{\circ}\text{C}$				270	μs
VS UNDER	VOLTAGE LOCKOUT (UV	LO) INPUT				•	
V <sub>S,UVLOR</sub>	V <sub>S</sub> undervoltage lockout rising	Measured with respect to	the GND pin of the device	5.0	5.4	5.75	V
V <sub>S,UVLOF</sub>	V <sub>S</sub> undervoltage lockout falling	Measured with respect to	the GND pin of the device	4.1	4.5	4.85	V
VS OVERV	OLTAGE LOCKOUT (OVL	O) INPUT					
.,	V <sub>S</sub> overvoltage protection rising (Ver. A, B, C, D)	Measured with respect to V <sub>EN</sub> = 5V	the GND pin of the device,	51	54	57	V
$V_{S,OVPR}$	V <sub>S</sub> overvoltage protection rising (Ver. E)	Measured with respect to $V_{EN}$ = 5V	the GND pin of the device,	50	54	57	V
V <sub>S,OVPF</sub>	V <sub>S</sub> overvoltage protection recovery falling	Measured with respect to $V_{\text{EN}}$ = 5V	the GND pin of the device,	49	52	56	V
V <sub>S,OVPH</sub>	V <sub>S</sub> overvoltage protection threshold hysteresis	Measured with respect to $V_{\text{EN}}$ = 5V	the GND pin of the device,		1.5		V
t <sub>VS,OVP</sub>	V <sub>S</sub> overvoltage protection deglitch time	Time from triggering the C	VP fault to FET turn-off		110	160	μs
VDS CLAM	P					•	
\ /	M. alaman waltana	Version A, B FET current	V <sub>S</sub> = 24 V	65	72.5	80	V
V <sub>DS,Clamp</sub>	V <sub>DS</sub> clamp voltage	= 10 mA	V <sub>S</sub> = 6 V	48	53	58	V
RON CHAR	RACTERISTICS					'	
	VS to VOUT On-	Version B, D, E = 0.5A ≤	T <sub>J</sub> = 25°C		29		mΩ
R <sub>ON</sub>	resistance	$I_{OUT} \le 6A$ , A,C = 0.5A $\le$ $I_{OUT} \le 3A$ $V_S = 24V$	T <sub>J</sub> = 125°C			55	mΩ
R <sub>ON(REV)</sub>	On-resistance during reverse polarity	Version B, D, E = $0.5A \le I_{OUT} \le 6A$ , A,C = $0.5A \le I_{OUT} \le 3A$ V <sub>S</sub> = $-24$ V	T <sub>J</sub> = -40°C to 125°C		30	60	mΩ
R <sub>ON_AUXFE</sub> T	VS to VOUT On- resistance High Accuracy Sense Mode	V <sub>S</sub> = 24V, I <sub>OUT</sub> = 40 mA OL_ON=DIAG_EN=5V	T <sub>J</sub> = -40°C to 125°C		5.2	12	Ω
CURRENT	LIMIT CHARACTERISTICS	3					
K <sub>a</sub> ,	Current Limit Ratio	Device Version A, C	$R_{ILIM} = 10k\Omega$ to $50k\Omega$	40	50	60	A * kΩ
K <sub>CL</sub>	Guirent Limit Ratio	Device Version B, D, E	$R_{ILIM} = 10k\Omega$ to $50k\Omega$	80	100	120	A * kΩ
I <sub>LIM_STARTU</sub>	Peak current prior to	Device Version A, C	$R_{ILIM}$ = 10kΩ to 50kΩ		2x I <sub>CL</sub>	6.5	Α
P	regulation when switch is enabled	Device Version B, D, E	$R_{ILIM} = 10k\Omega$ to $50k\Omega$		2x I <sub>CL</sub>	14	Α
t <sub>LIM_STARTU</sub> P_DELAY	Peak current delay time prior to regulation when switch is enabled			7		12	ms

 $V_S = 6 \text{ V}$  to 36 V,  $T_A = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
			R <sub>ILIM</sub> = 50 kΩ	0.8	1	1.2	Α
			R <sub>ILIM</sub> = 25 kΩ	1.8	2	2.2	Α
			R <sub>ILIM</sub> = 16.7 kΩ	2.7	3	3.3	Α
I <sub>CL</sub>	Current Limit level	Device Version A, C	R <sub>ILIM</sub> = 12.5 kΩ	3.6	4	4.4	Α
02		Short circuit condition	R <sub>ILIM</sub> = 10 kΩ	4.5	5	5.5	Α
			$R_{ILIM}$ = GND, open, or out of range(<9k $\Omega$ , and >100k $\Omega$ )		0.5	0.8	Α
			$R_{ILIM} = 50 \text{ k}\Omega$	1.85	2	2.5	Α
			$R_{ILIM} = 25 \text{ k}\Omega$	3.7	4	4.6	Α
			R <sub>ILIM</sub> = 16.7 kΩ	5.6	6	6.6	Α
I <sub>CL</sub>	Current Limit level	Device Version B, D	R <sub>ILIM</sub> = 12.5 kΩ	7.2	8	8.8	Α
OL.		Short circuit condition	R <sub>ILIM</sub> = 10 kΩ	9	10	11	Α
			$R_{ILIM}$ = GND, open, or out of range(<9kΩ, and >100kΩ)	0.2	0.5	1	Α
			R <sub>ILIM</sub> = 50 kΩ	1.7	2	2.3	Α
			R <sub>ILIM</sub> = 25 kΩ	3.6	4	4.4	Α
	Current Limit level		R <sub>ILIM</sub> = 16.7 kΩ	5.4	6	6.6	Α
I <sub>CL</sub>		Device Version E Short	R <sub>ILIM</sub> = 12.5 kΩ	7.1	8	8.9	Α
-OL		circuit condition	R <sub>ILIM</sub> = 10 kΩ	8.8	10	11.2	Α
			$R_{ILIM}$ = GND, open, or out of range(<9kΩ, and >100kΩ)	0.3	0.5	0.8	А
I <sub>CL_LINPK</sub>	Overcurrent Limit Threshold <sup>(1)</sup>	Overload condition	$R_{ILIM}$ = 10 k $\Omega$ to 50k $\Omega$			1.3x I <sub>CL</sub>	Α
I <sub>ILIM_ENPS</sub>	Peak current enabling into	permanent short	R <sub>ILIM</sub> = 10 kΩ	-	-	2x I <sub>CL</sub>	Α
I <sub>ILIM_ENPS2</sub>	Peak current enabling into	permanent short	R <sub>ILIM</sub> = 10kΩ, t < I <sub>LIM_STARTUP_DELAY</sub>			I <sub>LIM_START</sub> UP	А
\/	L Switchover threehold	during overvoltage	Rising	37	40	43	V
V <sub>ILIM_OVP</sub>	I <sub>LIM</sub> Switchover threshold of	during overvoltage	Hysteresis		2		V
I <sub>ILIM_OVP</sub>	I <sub>LIM</sub> Current Limit threshold during overvoltage	Overload condition	R <sub>ILIM</sub> = X, V <sub>VS</sub> ≥ V <sub>ILIM_OVP</sub>	0	0.552	1.5	Α
t <sub>ios</sub>	Short circuit response time	VS = 24V			0.5		μs
I <sub>ILIM_OVERV</sub>	I <sub>LIM</sub> Current Limitation threshold during overvoltage	Overload condition when VS > 36V <sup>(1)</sup>	R <sub>ILIM</sub> = X, 48V ≥ V <sub>VS</sub> ≥ 36V			5.25	Α
THERMAL	SHUTDOWN CHARACTER	RISTICS		-	-	•	
T <sub>ABS</sub>	Thermal shutdown			175	185	195	°C
T <sub>REL</sub>	Relative thermal shutdown				77		°C
t <sub>RETRY</sub>	Retry time	Time from fault shutdown (thermal shutdown).	until switch re-enable	1.4	2.1	3	ms
Fault Response	Fault reponse to Thermal Shutdown			Α	uto-retry		
T <sub>HYS</sub>	Absolute Thermal shutdown hysteresis				10		°C
FAULT PIN	CHARACTERISTICS	I .					



 $V_S = 6 \text{ V to } 36 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
CL_FAULT_R	I <sub>CL</sub> Current Limit Fault Assertion Threshold (Ver. A, B, C, D)	V <sub>DIAG_EN</sub> = 5 V, V <sub>OL_ON</sub> = 0 V	Rising	0.90xI <sub>CL</sub>	0.95xI <sub>CL</sub>		Α
(2)	I <sub>CL</sub> Current Limit Fault Assertion Threshold (Ver. E)	$V_{DIAG\_EN} = 5 \text{ V, } V_{OL\_ON} = 0 \text{ Rising}$		0.77xl <sub>CL</sub>	0.92xI <sub>CL</sub>		Α
I <sub>CL_FAULT_F</sub>	I <sub>CL</sub> Fault De-Assertion Threshold (Ver. A, B, C, D)	V <sub>DIAG_EN</sub> = 5 V, V <sub>OL_ON</sub> = 0 V		0.85xI <sub>CL</sub>	0.90xI <sub>CL</sub>		Α
(-)	I <sub>CL</sub> Fault De-Assertion Threshold (Ver. E)	V <sub>DIAG_EN</sub> = 5 V, V <sub>OL_ON</sub> = 0 V		0.72xI <sub>CL</sub>	0.86xI <sub>CL</sub>		Α
V <sub>FAULT</sub>	FAULT low output voltage	I <sub>FAULT</sub> = 2.5 mA				0.5	V
t <sub>FAULT_BLAN</sub> KING	Fault blanking time during startup		$V_{DIAG\_EN} = 5 \text{ V}, V_{EN} = 0$ to 5 V			12	ms
t <sub>FAULT_FLT</sub>	Fault indication-time	Time between fault and FA	AULT asserting			75	μs
<b>.</b>	Fault indication-time (Ver. A, B, C, D)	V <sub>DIAG_EN</sub> = 5 V Time between fault and I <sub>SNS</sub> settling at V <sub>SNSFH</sub>	V <sub>DIAG_EN</sub> = 5 V Time between fault and I <sub>SNS</sub> settling at V <sub>SNSFH</sub>			95	μs
<sup>T</sup> FAULT_SNS	Fault indication-time (Ver. E)	$V_{DIAG\_EN}$ = 5 V $V_{DIAG\_EN}$ = 5 V Time between fault and $I_{SNS}$ settling at $V_{SNSFH}$ $I_{SNS}$ settling at $V_{SNSFH}$				98	μs
CURRENT	SENSE CHARACTERISTIC	CS				'	
I <sub>KSNS2_EN</sub>	Load current supported to enable KSNS2 when in KSNS1 Mode (Ver. A, B, C, D)	V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 5 V, V <sub>OL</sub>	_ON = GND	42	50	70	mA
-	Load current supported to enable KSNS2 when in KSNS1 Mode (Ver. E)	V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 5 V, V <sub>OL</sub>	_ON = GND	39	50	70	mA
ı	Load current to disable KSNS2 when in KSNS2 Mode (Ver. A, B, C, D)	V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 5 V, V <sub>OL</sub>	_ON = GND	75	85	105	mA
I <sub>KSNS2_DIS</sub>	Load current to disable KSNS2 when in KSNS2 Mode (Ver. E)	V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 5 V, V <sub>OL</sub>	_ON = GND	74	85	96	mA
K <sub>SNS</sub>	Current sense ratio - Standard Sensing I <sub>OUT</sub> / I <sub>SNS</sub>	I <sub>OUT</sub> = 2 A, V <sub>OL_ON</sub> = GND			1300		A/A
K <sub>SNS2</sub>	Current sense ratio - High Accuracy Sensing I <sub>OUT</sub> / I <sub>SNS</sub>	I <sub>OUT</sub> = 30mA, V <sub>OL_ON</sub> = 5V	,		24.6		A/A
	1	I .		1			

 $V_S = 6 \text{ V}$  to 36 V,  $T_A = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT
			Ι – 7Λ		5.38		mA
			I <sub>OUT</sub> = 7A	-6		6	%
			I - 6 A		4.61		mA
			I <sub>OUT</sub> = 6 A	-6		6	%
			4 4		3.0		mA
			I <sub>OUT</sub> = 4 A	-4	,	4	%
			I - 2 A		1.533		mA
			I <sub>OUT</sub> = 2 A	-4		4	%
SNS Current sense current and accuracy	Current sense current	t $V_{EN} = V_{DIAG\_EN} = 5$ V, $V_{OL\_ON} = GND$			0.764		mA
	1		I <sub>OUT</sub> = 1 A	-4		4	%
					0.380		mA
			I <sub>OUT</sub> = 500 mA	-6		6	%
					0.150		mA
			I <sub>OUT</sub> = 200 mA	-10		10	%
					0.073		mA
			I <sub>OUT</sub> = 100 mA	-15		15	%
					0.034		mA
			I <sub>OUT</sub> = 50 mA	-25		25	%
					1.62		mA
			I <sub>OUT</sub> = 40 mA	-6		6	%
					0.833		mA
			I <sub>OUT</sub> = 20 mA	-6		6	%
	Current sense current and accuracy for high accuracy sense mode				0.404		mA
		V <sub>EN</sub> = V <sub>DIAG</sub> <sub>EN</sub> = 5	I <sub>OUT</sub> = 10 mA	-10		10	%
SNS2		V <sub>EN</sub> = V <sub>DIAG_EN</sub> = 5 V, V <sub>OL ON</sub> = 5V			0.161		mA
			I <sub>OUT</sub> = 4 mA	-12.5		12.5	%
				12.0	0.0800	12.0	mA
			I <sub>OUT</sub> = 2 mA	-15		15	
					0.0395		mA
			I <sub>OUT</sub> = 1 mA	-20		20	%
SNS PIN C	HARACTERISTICS			20		20	
		V <sub>DIAG_EN</sub> = 5 V		4.5	5	5.77	V
/ <sub>SNSFH</sub>	V <sub>SNS</sub> fault high-level	V <sub>DIAG</sub> EN = 3.3 V, R <sub>SNS</sub> :	=Open	3.5	3.95	4.4	V
SNOFF	V SINS Iddit High lovel	V <sub>DIAG</sub> EN = V <sub>IH</sub>	Орон	2.8	3.66	3.8	
SNSFLT	I <sub>SNS</sub> fault high-level	V <sub>DIAG_EN</sub> > V <sub>IH,DIAG_EN</sub>		5.8	6.4	5.0	mA
	I <sub>SNS</sub> fault high-level (Ver.						
SNSFLT	E)	$V_{DIAG\_EN} > V_{IH,DIAG\_EN}$	$V_{DIAG\_EN} > V_{IH,DIAG\_EN}$	5.3	6.4		mA
SNSleak	I <sub>SNS</sub> leakage	V <sub>DIAG_EN</sub> = 5 V, IL = 0 n	nA			1.3	μΑ
V <sub>S_ISNS</sub>	V <sub>S</sub> headroom needed for full current sense and fault functionality (Ver. A, B, C, D)	V <sub>DIAG_EN</sub> = 3.3V		5.8			V
	V <sub>S</sub> headroom needed for full current sense and fault functionality		6.5			V	



 $V_S = 6 \text{ V to } 36 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>S_ISNS</sub>	V <sub>S</sub> headroom needed for full current sense and fault functionality (Ver. E)	V <sub>DIAG_EN</sub> = 3.3V	6			V
OPEN LOA	D DETECTION CHARACT	ERISTICS			•	
V <sub>OL_OFF</sub>	OFF state open-load (OL) detection voltage	V <sub>EN</sub> = 0 V, V <sub>DIAG_EN</sub> = 5 V	1.5	2	2.5	V
R <sub>OL_OFF</sub>	OFF state open-load (OL) detection internal pull-up resistor	V <sub>EN</sub> = 0 V, V <sub>DIAG_EN</sub> = 5 V	120	150	180	kΩ
t <sub>OL_OFF</sub>	OFF state open-load (OL) detection deglitch time	$V_{EN}$ = 0 V, $V_{DIAG\_EN}$ = 5 V, When Vs – $V_{OUT}$ < $V_{OL}$ , duration longer than $t_{OL}$ . Open load detected.		480	700	μs
t <sub>OL_OFF_1</sub>	OL_OFF and STB indication-time from EN falling	V <sub>EN</sub> = 5 V to 0 V, V <sub>DIAG_EN</sub> = 5 V I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> = Vs - V <sub>OL</sub>		310	700	μs
t <sub>OL_OFF_2</sub>	OL and STB indication- time from DIA_EN rising	$V_{EN} = 0 \text{ V}, V_{DIAG\_EN} = 0 \text{ V to 5 V}$ $I_{OUT} = 0 \text{ mA}, V_{OUT} = V_S - V_{OL}$			700	μs
OL_ON PIN	CHARACTERISTICS					
V <sub>IL, OL_ON</sub>	Input voltage low-level				8.0	V
V <sub>IH, OL_ON</sub>	Input voltage high-level		1.5			V
V <sub>IHYS</sub> , OL_ON	Input voltage hysteresis			282		mV
R <sub>OL_ON</sub>	Internal pulldown resistor		0.7	1	1.3	МΩ
I <sub>IL_OL_ON</sub>	Input current low-level	V <sub>OL_ON</sub> = -1 V	-25		0	μΑ
I <sub>IL, OL_ON</sub>	Input current low-level	V <sub>OL_ON</sub> = 0.8 V	0.6	0.8	1.2	μΑ
I <sub>IH, OL_ON</sub>	Input current high-level	V <sub>OL_ON</sub> = 5 V	3	5	7	μΑ
DIAG_EN P	IN CHARACTERISTICS					
V <sub>IL, DIAG_EN</sub>	Input voltage low-level	No GND Network			8.0	V
V <sub>IH, DIAG_EN</sub>	Input voltage high-level	No GND Network	1.5			V
V <sub>IHYS</sub> ,	Input voltage hysteresis			270		mV
R <sub>DIAG_EN</sub>	Internal pulldown resistor		200	350	500	kΩ
1	Input current low-level (A, B, C, D version)	V <sub>DIAG_EN</sub> = 0.8 V, V <sub>EN</sub> =0V		0.8		μA
IIL, DIAG_EN	Input current low-level (E version)	V <sub>DIAG_EN</sub> = 0.8 V, V <sub>EN</sub> =0V		2.9	3.8	μA
I <sub>IH, DIAG_EN</sub>	Input current high-level	V <sub>DIAG_EN</sub> = 5 V		14		μA
EN PIN CH	ARACTERISTICS				1	
V <sub>IL, EN</sub>	Input voltage low-level	No GND Network			0.8	V
V <sub>IH, EN</sub>	Input voltage high-level	No GND Network	1.5	,		V
V <sub>IHYS, EN</sub>	Input voltage hysteresis			280		mV
R <sub>EN</sub>	Internal pulldown resistor		200	350	500	kΩ
I <sub>IL, EN</sub>	Input current low-level	V <sub>EN</sub> = 0.8 V		2.2		μA
I <sub>IH, EN</sub>	Input current high-level	V <sub>EN</sub> = 5 V		14		μA

<sup>(1)</sup> The maximum current output under overload condition before current limit regulation

<sup>(2)</sup> Not tested in production.

## **6.6 SNS Timing Characteristics**

 $V_S$  = 6 V to 36 V,  $T_A$  = -40°C to 125°C (unless otherwise noted). Parameters not tested in production.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMIN	IG - CURRENT SENSE				1	
•	Settling time from rising edge of DIAG_EN	$\begin{aligned} &V_{EN} = 5 \text{ V, } V_{DIAG\_EN} = 0 \text{ V to 5} \\ &V, V_{OL\_ON} = 0 \text{ V ,} \\ &R_{SNS} = 1 \text{ k}\Omega, \text{ I}_L = 1\text{A} \end{aligned}$	15		15	μs
<sup>t</sup> snsion1	50% of V <sub>DIAG_EN</sub> to 90% of settled ISNS	$V_{EN} = 5 \text{ V, } V_{DIAG\_EN} = 0 \text{ V to 5 V,} $ $V_{OL\_ON} = 0 \text{ V ,} $ $R_{SNS} = 1 \text{ k}\Omega, I_L = 50 \text{ mA}$			80	μs
t <sub>SNSION2</sub>	Settling time from rising edge of EN and DIAG_EN 50% of V <sub>DIAG_EN</sub> V <sub>EN</sub> to 90% of settled ISNS	$V_{EN} = V_{DIAG\_EN} = 0 \text{ V to 5 V}$ $V_{S} = 24 \text{ V } R_{SNS} = 1 \text{ k}\Omega, I_{L} = 1 \text{ A}$			150	μs
t <sub>SNSION3</sub>	Settling time from rising edge of EN 50% of V <sub>EN</sub> to 90% of settled ISNS	$V_{EN} = 0 \text{ V to 5 V}, V_{DIAG\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, I_L = 1\text{A}$			150	μs
t <sub>SNSION4</sub>	Settling time from rising edge of OL_ON 50% of V <sub>OL_ON</sub> to 90% of settled ISNS	$V_{OL\_ON}$ = 0 to 5V, $V_{EN}$ = $V_{DIAG\_EN}$ = 5 V $R_{SNS}$ = 1 k $\Omega$ , $I_L$ = 6mA			60	μs
t <sub>SNSION5</sub>	Settling time from falling edge of $I_L < I_{KSNS2\_EN}$ to 90% of settled ISNS	$V_{OL\_ON} = V_{EN} = V_{DIAG\_EN} = 5 V$ $R_{SNS} = 1 \text{ k}\Omega, I_L = 100 \text{ mA to } 10\text{mA}$			60	μs
t <sub>SNSION6</sub>	Settling time from Rising edge of $I_L > I_{KSNS2\_DIS.}$ to 90% of settled ISNS	$V_{OL\_ON} = V_{EN} = V_{DIAG\_EN} = 5 V$ $R_{SNS} = 1 \text{ k}\Omega, I_L = 10 \text{ mA to } 100\text{mA}$			60	μs
t <sub>KSNS2_DIS_</sub> DGL	Deglitch time for transition of I <sub>L</sub> > I <sub>KSNS2_DIS</sub> .	$V_{OL\_ON} = V_{EN} = V_{DIAG\_EN} = 5 V$ $R_{SNS} = 1 \text{ k}\Omega, I_L = 10 \text{ mA to } 100\text{mA}$			30	μs
t <sub>SNSIOFF</sub>	Settling time from falling edge of DIAG_EN	$V_{EN} = 5 \text{ V}, V_{DIAG\_EN} = 5 \text{ V to 0 V}$ $R_{SNS} = 1 \text{ k}\Omega, R_L = 48 \Omega$			20	μs
t <sub>SETTLEH</sub>	Settling time from rising edge of load step to 90% of setttled value of current sense output	$V_{EN} = V_{DIAG\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, I_{OUT} = 0.5 \text{ A to } 3 \text{ A}$			20	μs
t <sub>SETTLEL</sub>	Settling time from output edge of load step to 10% of setttled value of current sense output	$V_{EN} = V_{DIAG\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, I_{OUT} = 3 \text{ A to } 0.5 \text{ A}$			20	μs
t <sub>TIMEOUT</sub>	Time to indicate VSNSFH due to VS-VOUT>2V. From rising edge of EN, DIAG_EN and OL_ON 50% of V <sub>DIA_EN</sub> V <sub>EN</sub> V <sub>OL_ON</sub> to 50% of rising edge of VSNSFH	$V_{DIAG\_EN} = V_{EN} = V_{OL\_ON} = 0 \text{ V to 5 V}$ $R_{SNS} = 1 \text{ k}\Omega, I_{OUT} = 5 \text{ mA}$ $C_{OUT} = 50 \text{uF}$		245		μs

## **6.7 Switching Characteristics**

 $V_S$  = 24 V,  $T_J$  = -40 °C to +125 °C (unless otherwise noted),  $C_{OUT}$  = 22 nF

	Douannatan.	Took Conditions	Min	T	Mari	
Parameter		Test Conditions	Min	Тур	Max	Unit
	Turnon delay time (from standby, Ver. A, B, C, D)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 20% of VOUT		35	55	μs
t <sub>DR</sub>	Turnon delay time (from delay or diagnostic, Ver. A, B, C, D)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 20% of VOUT		25	45	μs
	Turnon delay time (from delay or diagnostic, Ver. E)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 20% of VOUT		49	60	μs
t <sub>DF</sub>	Turnoff delay time (Ver. A, B, C, D)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 80% of VOUT		35	50	μs
	Turnoff delay time (Ver. E)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 80% of VOUT		40	55	μs
SR <sub>R</sub>	VOUT rising slew rate	$V_S$ = 24 V, 20% to 80% of $V_{OUT}$ , $R_L$ = 48 $\Omega$	0.4	0.7	0.95	V/µs

資料に関するフィードバック(ご意見やお問い合わせ)を送信


13



 $V_S$  = 24 V,  $T_J$  = -40 °C to +125 °C (unless otherwise noted),  $C_{OUT}$  = 22 nF


	Parameter	Test Conditions	Min	Тур	Max	Unit
SR <sub>F</sub>	VOUT falling slew rate	$V_S$ = 24 V, 80% to 20% of $V_{OUT}$ , $R_L$ = 48 $\Omega$	0.4	0.8	1.2	V/µs
f <sub>max</sub>	Maximum PWM frequency				1	kHz
•	Turnon time (Ver. A, B, C, D)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 80% of VOUT		55	75	μs
t <sub>ON</sub>	Turnon time (Ver. E)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 80% of VOUT		69	96	μs
	Turnoff time (Ver. A, B, C, D)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 20% of VOUT		60	70	μs
t <sub>OFF</sub>	Turnoff time (Ver. E)	$V_S$ = 24 V, $R_L$ = 48 $\Omega$ 50% of EN to 20% of VOUT		60	80	μs
	Turnon and off matching (Ver. A, B, C, D)	1ms ON time switch enable pulse Vs = 24 V, $R_L$ = 48 $\Omega$	-25		45	μs
t <sub>ON</sub> - t <sub>OFF</sub>	Turnon and off matching (Ver. E)	100-μs ON time switch enable pulse, $V_S$ = 24 V, $R_L$ = 48 Ω, $F$ = $f_{max}$	5		68	μs
$\Delta_{PWM}$	PWM accuracy - average load current	200- $\mu$ s enable pulse, V <sub>S</sub> = 24 V, R <sub>L</sub> = 48 $\Omega$ F = f <sub>max</sub>	-15		15	%
E <sub>ON</sub>	Switching energy losses during turnon	$V_S$ = 24 V, $R_L$ = 8 $\Omega$ , 1 ms pulse, VOUT from 20% to 80% of VS voltage		0.5		mJ
E <sub>OFF</sub>	Switching energy losses during turnoff	$V_S$ = 24 V, $R_L$ = 8 $\Omega$ , 1 ms pulse, VOUT from 80% to 20% of VS voltage		0.25		mJ

### 6.8 Typical Characteristics






## **6.8 Typical Characteristics (continued)**




## **6.8 Typical Characteristics (continued)**






### **6.8 Typical Characteristics (continued)**




## 7 Parameter Measurement Information



Rise and fall time of  $V_{\text{EN}}$  is 100 ns.

図 7-1. Switching Characteristics Definitions





Rise and fall times of control signals are 100 ns. Control signals include: EN, DIAG\_EN.

図 7-2. SNS Timing Characteristics Definitions

### 8 Detailed Description

### 8.1 Overview

The TPS281C30 is a single-channel, fully-protected, high-side power switch with an integrated NMOS power FET and charge pump rated to 60V DC tolerance. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. Low logic high threshold,  $V_{IH}$ , of 1.5V on the input pins allow use of MCU's down to 1.8V. A programmable current-limit function greatly improves the reliability of the whole system. The device diagnostic reporting has two pins to support both digital status and analog current-sense output.

The digital status report is implemented with an open-drain structure on the fault pin. When a fault condition occurs, the pin is pulled down to GND. An external pullup is required to match the microcontroller supply level. High-accuracy current sensing allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 /  $K_{SNS}$  of the load current, which is reflected as voltage on the SNS pin.  $K_{SNS}$  is a constant value across temperature and supply voltage. The SNS pin can also report a fault by forcing a voltage of  $V_{SNSFH}$  that scales with the diagnostic enable voltage so that the max voltage seen by the system's ADC is within an acceptable value. This removes the need for an external zener diode or resistor divider on the SNS pin.


The external high-accuracy current limit allows setting the current limit value by application. It highly improves the reliability of the system by clamping the inrush current effectively under start-up or short-circuit conditions. Also, it can save system costs by reducing PCB trace, connector size, and the preceding power-stage capacity. An internal current limit can also be implemented in this device. The lower value of the external or internal current-limit value is applied.

An active drain to source voltage clamp is built in to address switching off the energy of inductive loads, such as relays, solenoids, pumps, motors, and so forth. During the inductive switching-off cycle, both the energy of the power supply ( $E_{BAT}$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself. With the benefits of process technology and excellent IC layout, the TPS281C30x device can achieve excellent energy dissipation capacity, which can help save the external free-wheeling circuitry in most cases.

The TPS281C30x device can be used as a high-side power switch for a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, and heaters. Please note that for driving inductive loads, versions without internal VDS clamp (Ver. C, D, E) would require an external clamp to dissipate the inductive energy at turn-off.



## 8.2 Functional Block Diagram



### 8.3 Device Functional Modes

### 8.3.1 Working Mode

The four working modes in the device are normal mode, normal mode with diagnostics, standby mode, and standby mode with diagnostics. The standby mode and the standby mode with diagnostics are only available in version A, B, C, D. If an off-state power saving is required in the system, the standby current is less than 500 nA with EN and DIAG\_EN low. If an off-state diagnostic is required in the system, the typical standby current is around 0.5 mA with DIAG\_EN high. Note that to enter standby mode requires IN low and t >  $t_{STBY}$ .  $t_{STBY}$  is the standby-mode deglitch time, which is used to avoid false triggering or interfere with PWM switching.

For E version, there is no standby mode when the device is OFF, and the current consumption will be  $I_{Q(OFF)}$  when EN is low.




図 8-1. Work-Mode State Machine

### 8.4 Feature Description

### 8.4.1 Accurate Current Sense

The current-sense function is internally implemented, which allows a better real-time monitoring effect and more-accurate diagnostics without further calibration. A current mirror is used to source 1 /  $K_{SNS}$  of the load current, flowing out to the external resistor between the SNS pin and GND, and reflected as voltage on the SNS pin.

K<sub>SNS</sub> is the ratio of the output current and the sense current. The accuracy values of K<sub>SNS</sub> quoted in the electrical characteristics do take into consideration temperature and supply voltage. Each device was internally calibrated while in production, so post-calibration by users is not required in most cases.

The maximum voltage out on the SNS pin is clamped to V<sub>SNSFH</sub> which is the fault voltage level. In order to make sure that this voltage is not higher than the system can tolerate, TI has correlated the voltage coming in on the DIAG\_EN pin with the maximum voltage out on the SNS pin. If DIAG\_EN is between  $V_{IH}$  and 3.3 V, the maximum output on the SNS pin will be ~3.3 V. However, if the voltage at DIAG\_EN is above 3.3 V, then the fault SNS voltage, V<sub>SNSFH</sub>, will track that voltage up to 5 V. This is done because the GPIO voltage output that is powering the diagnostics through DIAG\_EN, will be close to the maximum acceptable ADC voltage within the same microcontroller. Therefore, the sense resistor value, R<sub>SNS</sub>, can be chosen to maximize the range of currents needed to be measured by the system. The R<sub>SNS</sub> value should be chosen based on application need. The maximum usable R<sub>SNS</sub> value is bounded by the ADC minimum acceptable voltage, V<sub>ADC.min</sub>, for the smallest load current needed to be measured by the system, I<sub>LOAD,min</sub>. The minimum acceptable R<sub>SNS</sub> value has to ensure the V<sub>SNS</sub> voltage is below the V<sub>SNSFH</sub> value so that the system can determine faults. This difference between the maximum readable current through the SNS pin,  $I_{LOAD,max} \times R_{SNS}$ , and the  $V_{SNSFH}$  is called the headroom voltage, V<sub>HR</sub>. The headroom voltage is determined by the system but is important so that there is a difference between the maximum readable current and a fault condition. Therefore, the minimum RSNS value has to be the V<sub>SNSFH</sub> minus the V<sub>HR</sub> times the sense current ratio, K<sub>SNS</sub> divided by the maximum load current the system needs to measure,  $I_{LOAD,max}$ . This boundary equation can be seen in  $\pm 1$ .




図 8-2. Voltage Indication on the Current-Sense Pin

The maximum current the system wants to read,  $I_{LOAD,max}$ , needs to be below the current limit threshold because once the current limit threshold is tripped the  $V_{SNS}$  value will go to  $V_{SNSFH}$ . Additionally, currents being measured should be below 7 A to ensure that the current sense output is not saturated.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated




図 8-3. Current-Sense and Current-Limit Block Diagram

Since this scheme adapts based on the voltage coming in from the MCU. There is no need to have a zener diode on the SNS pin to protect from high voltages.

#### 8.4.1.1 High Accuracy Sense Mode

In some applications, having accurate current sensing at lower load currents can be critical to distinguish between a real load and a fault scenario such as an open load condition(Wire-Break). To address this challenge, TPS281C30x implements a high accuracy sense mode that enables customers to achieve  $\pm 30\%$  @6mA load. This mode will be activated when diagnostics are enabled(DIAG\_EN=HI), OL\_ON = HI and  $I_{Load} < I_{Ksns2\_EN}$ . To achieve this high accuracy , the device increases its main path resistance to improve its sense accuracy while high accuracy sensing is active. TI recommends users to disable this accuracy sense mode by setting OL\_ON=LO if the load starts to increase beyond 40mA. This will proactively prevent any higher power dissipation states.

In other scenarios such as a sudden load step where the system might not be fast enough to react to the change in SNS output current. For this case, in order to prevent a high-power dissipation state given by the increased resistance. TPS281C30x senses the load flowing through the VS-VOUT path to remain < I<sub>Ksns2\_DIS</sub>. If the load increases beyond I<sub>KSNS2\_DIS</sub> the FET resistance will revert back to its lowest resistance and high accuracy sense mode will be disabled. This will result in nFAULT being asserted to signal that high accuracy sense mode has been disabled. This will ensure the lowest power dissipation when higher loads are being driven. In addition to this, the user can PWM the OL\_ON pin to disable the high resistance mode and minimize power losses further.

However, even if accuracy is achieved by the device; Depending on the current sense ratio, system ADCs can struggle to measure lower load currents accurately due to the low voltages that would need to be read by the ADC. As an example, a 6mA I<sub>Load</sub> will be represented as ~5mV using RSNS=1kOhm with a current sense ratio of 1200. For a 10-bit 5V-ADC the 5mV output is just over 1LSB(4.88mV). This does not provide enough margin to accurately measure this current for the ADC and likely a higher resolution would need to be used.

Therefore, in order to enable lower ADC resolution requirements and to accurately sense low load currents when operating in high accuracy sense mode, TPS281C30x decreases its current sense ratio to 24. With a sense ratio of 24, the 6mA I<sub>Load</sub> will be represented as 250mV using RSNS=1kOhm when operating in high accuracy sense mode. This equals to 51LSBs of margin for the same 10-bit ADC or even for an 8-bit ADC the output would still provide >12LSBs of headroom.

Full Protection and Diagnostics for full device states.

表 8-1. Current Sensing Operation Modes

Conditions	EN	VOUT	OL_ON	KSNS	SNS	FAULT	Behavior	Recovery
Normal	L	L	L	1200	0	Hi-Z	Normal	
Standard Sensing	Н	Н	L	1200	I <sub>Load</sub> / K <sub>sns1</sub>	Hi-Z	Normal	
High Accuracy Sense Normal Operation	Н	Н	Н	24	I <sub>Load</sub> / K <sub>sns2</sub>	Hi-Z	Enables x50 sense ratio for high accuracy sensing and FAULT stays Hi-Z since valid condition is met $I_{Load} < I_{Ksns2\_EN}$ .	
High Accuracy Sense Invalid Range	Н	Н	Н	1200	I <sub>Load</sub> / K <sub>sns1</sub>	L	FAULT is asserted signaling that high accuracy sensing is not enabled since I <sub>Load</sub> >I <sub>Ksns2_DIS</sub>	Clears when load falls below IKSNS2_EN or OL_ON is reset to LO.




図 8-4. High Accuracy Sensing FAULT Indication

### 8.4.2 Programmable Current Limit

A high-accuracy current limit allows higher reliability, which protects the power supply during short circuit or power up. Also, it can save system costs by reducing PCB traces, connector size, and the capacity of the preceding power stage.

Current limit offers protection from overstressing to the load and integrated power FET. Current limit holds the current at the set value, and pulls up the SNS pin to  $V_{SNSFH}$  and asserts the  $\overline{FAULT}$  pin as diagnostic reports. The two current-limit thresholds are:

- External programmable current limit -- An external resistor, R<sub>ILIM</sub> is used to set the channel current limit. When
  the current through the device exceeds I<sub>CL</sub> (current limit threshold), a closed loop steps in immediately. V<sub>GS</sub>
  voltage regulates accordingly, leading to the V<sub>DS</sub> voltage regulation. When the closed loop is set up, the
  current is clamped at the set value. The external programmable current limit provides the capability to set the
  current-limit value by application.
  - Additionally this value can be dynamically changed by changing the resistance on the ILIM pin. This can be seen in the Applications Section
- Internal current limit: I<sub>LIM</sub> pin open or pin shorted to ground -- If the external current limit is out of range on the lower end or the I<sub>LIM</sub> pin is shorted to ground, the internal current limit is fixed and typically 0.5A. This works as a safety power limitting mechanicsm during failures with shorts or open connections with PCB

Overstress.

Both the internal current limit ( $I_{lim,nom}$ ) and external programmable current limit are always active when  $V_S$  is powered and EN is high. The lower value one (of  $I_{LIM}$  and the external programmable current limit) is applied as the actual current limit. The typical deglitch time for the current limit to assert is 2.5 $\mu$ s.

Note that if a GND network is used (which leads to the level shift between the device GND and board GND), the ILIM pin must be connected with device GND. Calculate  $R_{LIM}$  with Equation 2.

$$R_{ILIM} = K_{CL} / I_{CL}$$
 (2)

For better protection from a hard short-to-GND condition (when  $V_S$  and input are high and a short to GND happens suddenly), an open-loop fast-response behavior is set to turn off the channel, before the current-limit closed loop is set up. With this fast response, the device can achieve better inrush-suppression performance.

### 8.4.2.1 Short-Circuit and Overload Protection

TPS281C30 provides output short-circuit protection to ensure that the device will prevent current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is guaranteed to protect against short-circuit events regardless of the state of the ILIM pins and with up to 36-V supply at 125°C.

On-State Short-Circuit Behavior shows the behavior of TPS281C30x when a short-circuit occurs and the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to ensure overshoot is limited, the device implements a fast trip level at a level  $I_{OVCR}$ . When this fast trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to  $I_{CL}$  level after a brief transient overshoot to the higher peak current ( $I_{CL\_ENPS}$ ) level. The device will then keep the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device will safely shut-off.




図 8-5. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS281C30x when there is a small change in impedance that sends the load current above the  $I_{CL}$  threshold. The current rises to  $I_{CL\_LINPK}$  above the regulation level. Then the current limit regulation loop kicks in and the current drops to the  $I_{CL}$  value.




図 8-6. Overload Behavior

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

#### 8.4.2.2 Capacitive Charging

Capacitive Charging Circuit shows the typical set up for a capacitive load application and the internal blocks that function when the device is used. Note that all capacitive loads will have an associated "load" in parallel with the capacitor that is described as a resistive load but in reality it can be inductive or resistive.




図 8-7. Capacitive Charging Circuit

The first thing to check is that the nominal DC current,  $I_{NOM}$ , is acceptable for the TPS281C30 device. This can easily be done by taking the  $R_{\theta JA}$  from the Thermal Section and multiplying the RON of the TPS281C30 and the INOM with it, add the ambient temperature and if that value is below the thermal shutdown value the device can operate with that load current. For an example of this calculation see the Applications Section.

The second key care about for this application is to make sure that the capacitive load can be charged up completely without the device hitting thermal shutdown. This is because if the device hits thermal shutdown during the charging, the resistive nature of the load in parallel with the capacitor will start to discharge the capacitor over the duration the TPS281C30x is off. Note that there are some application with high enough load impedance that the TPS281C30 hitting thermal shutdown and trying again is acceptable; however, for the



majority of applications the system should be designed so that the TPS281C30x does not hit thermal shutdown while charging the capacitor.

With the current clamping feature of the TPS281C30x, capacitors can be charged up at a lower inrush current than other high current limit switches. This lower inrush current means that the capacitor will take a little longer to charge all the way up. However, to minimize this longer charge time during startup, TPS281C30 implements an inrush current handling feature described in On-State Short Circuit Behavior. When the EN pin goes high to turn on the high side switch, the device will default its current limit threshold to  $I_{LIM\_STARTUP\_DELAY}$  During this delay period, a capacitive load can be charged at a higher rate than what typical  $I_{CL}$  would allow and FAULT will be masked to prevent unwanted Fault triggers. After  $I_{LIM\_STARTUP\_DELAY}$ , the current limit will default back to  $I_{CL}$  and Fault will work normally.




図 8-8. Inrush Current Handling

The initial inrush current period when the current limit is higher enables two different system advantages when driving loads:

- Enables higher load current to be supported for a period of time of the order of milliseconds to drive high inrush current loads like incandescent bulb loads.
- Enables fast capacitive load charging. In some situations, it is ideal to charge capacitive loads at a higher current than the DC current to ensure quick supply bring up. This architecture allows a module to quickly charge a capacitive load using the initial higher inrush current limit and then use a lower current limit to reliably protect the module under overload or short circuit conditions.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated





図 8-9. Auto-retry Behavior After ILIM\_STARTUP\_DELAY Period Expires



☑ 8-10. Auto-retry Behavior Before ILIM\_STARTUP\_DELAY Period Expires

While in current limiting mode, at any level, the device will have a high power dissipation. If the FET temperature exceeds the over-temperature shutdown threshold, the device will turn off just the channel that is overloaded. After cooling down, the device will re-try. If the device is turning off prematurely on start-up, it is recommended to improve the PCB thermal layout, lower the current limit to lower power dissipation, or decrease the inrush current (capacitive loading).



For more information about capacitive charging with high side switches see the *How to Drive Capacitive Loads* application note. This application note has information about the thermal modeling available along with quick ways to estimate if a high side switch will be able to charge a capacitor to a given voltage.

### 8.4.3 Inductive-Load Switching-Off Clamp

When an inductive load is switching off, the output voltage is pulled down to negative, due to the inductance characteristics. The power FET may break down if the voltage is not clamped during the current-decay period. To protect the power FET in this situation, internally clamp the drain-to-source voltage, namely  $V_{DS,clamp}$ , the clamp diode between the drain and gate. Please note that the internal  $V_{DS,clamp}$  will only be available in version A, B. For version C, D, E, an external clamp across VDS or at VOUT is required to dissipate the inductive energy properly.

$$V_{DS,Clamp} = V_S - V_{OUT}$$
 (3)

During the current-decay period ( $T_{DECAY}$ ), the power FET is turned on for inductance-energy dissipation. Both the energy of the power supply ( $E_S$ ) and the load ( $E_{LOAD}$ ) are dissipated on the high-side power switch itself, which is called  $E_{HSD}$ . If resistance is in series with inductance, some of the load energy is dissipated in the resistance.

$$E_{HSD} = E_S + E_{LOAD} = E_S + E_L - E_R \tag{4}$$

From the high-side power switch's view, E<sub>HSD</sub> equals the integration value during the current-decay period.

$$E_{HSD} = \int_{0}^{T_{DECAY}} V_{DS,clamp} \times I_{OUT}(t) dt$$
 (5)

$$T_{DECAY} = \frac{L}{R} \times ln \left( \frac{R \times I_{OUT(MAX)} + |V_{OUT}|}{|V_{OUT}|} \right)$$
 (6)

$$E_{HSD} = L \times \frac{V_{BAT} + \left| V_{OUT} \right|}{R^2} \times \left[ R \times I_{OUT(MAX)} - \left| V_{OUT} \right| In \left( \frac{R \times I_{OUT(MAX)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \right]$$
(7)

When R approximately equals 0, E<sub>HSD</sub> can be given simply as:

$$E_{HSD} = \frac{1}{2} \times L \times I_{OUT(MAX)}^2 \frac{V_{BAT} + |V_{OUT}|}{R^2}$$
(8)




図 8-11. Driving Inductive Load




図 8-12. Inductive-Load Switching-Off Diagram

As discussed previously, when switching off, battery energy and load energy are dissipated on the high-side power switch, which leads to the large thermal variation. For each high-side power switch, the upper limit of the maximum safe power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition. TI provides the upper limit of single-pulse energy that devices can tolerate under the test condition: V<sub>S</sub> = 24 V, inductance from 0.1 mH to 400 mH, R = 0 Ω, FR4 2s2p board, 2× 70-μm copper, 2× 35-μm copper, thermal pad copper area 600 mm<sup>2</sup>.

#### 8.4.4 Inductive Load Demagnetization

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The TPS281C30 includes voltage clamps between VS and VOUT to limit the voltage across the FETs and

Product Folder Links: TPS281C30

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

33



demagnetize load inductance if there is any. The negative voltage applied at the OUT pin drives the discharge of inductor current. 🗵 8-13 shows the device discharging a 400-mH load.



図 8-13. TPS281C30 Inductive Discharge (400 mH)

The maximum acceptable load inductance is a function of the energy dissipated in the device and therefore the load current and the inductive load. The maximum energy and the load inductance the device can withstand for one pulse inductive dissipation at 125°C is shown in 88-14. The device (version A, B) can withstand 40% of this energy for one million inductive repetitive pulses with a >4-Hz repetitive pulse. If the application parameters exceed this device limit, use a protection device like a freewheeling diode to dissipate the energy stored in the inductor.




図 8-14. TPS281C30 Inductive Load Discharge Energy Capability at 125°C

## 8.4.5 Full Protections and Diagnostics

Current Sensing is active when DIAG\_EN enabled. When DIAG\_EN is low, current sense is disabled. The SNS output is internally clamped to around 1V if there is an external voltage appear at SNS pin.

表 8-2. DIAG\_EN Logic Table

DIAG_EN	EN Condition	Protections and Diagnostics
HIGH	HIGH	See Fault Table
пібп	LOW	See Fault Table
	HIGH	Diagnostics disabled and SNS output is
LOW	LOW	clamped internally to around 1V.  Protection is normal and FAULT  continues to indicate TSD or ILIM.



### 表 8-3. Status Table (DIAG EN=HIGH)

Conditions	EN	VOUT	OL_ON	FAULT	SNS	Behavior	Recovery
Normal	L	L	L	Hi-Z	0	Normal	
Standard Sensing	Н	Н	L	Hi-Z	I <sub>Load</sub> / K <sub>sns1</sub>	Normal	
High Accuracy Sense Invalid Range	Н	Н	Н	L	I <sub>Load</sub> / K <sub>sns1</sub>	FAULT is asserted signaling that high accuracy sensing is not enabled since I <sub>Load</sub> >I <sub>Ksns2_EN</sub>	Clears when load falls below IKSNS2_EN or OL_ON is reset to LO.
High Accuracy Sense Normal Operation	Н	Н	Н	Hi-Z	I <sub>Load</sub> / K <sub>sns2</sub>	Enables x50 sense ratio for high accuracy sensing and FAULT stays Hi-Z since valid condition is met I <sub>Load</sub> <i<sub>Ksns2_EN.</i<sub>	
Overcurrent	Н	V <sub>S</sub> - I <sub>LIM</sub> *R <sub>LOAD</sub>	х	L	V <sub>SNSFH</sub>	Holds the current at the current limit until thermal shutdown	
STG, Relative Thermal Shutdown, Absolute Thermal Shutdown	Н	H/L	х	L	Vsnsfh	Shuts down when devices hits relative or absolute thermal shutdown	Auto retries when T <sub>HYS</sub> is met and it has been longer than t <sub>RETRY</sub> amount of time
Open Load (not available in Ver. E)	Н	Н	L	Hi-Z	I <sub>Load</sub> / K <sub>sns1</sub> = ~0	Normal behavior, user can judge if it is an open load or not	
	Н	Н	Н	Hi-Z	I <sub>Load</sub> / K <sub>sns2</sub> = ~0	Normal behavior, user can judge if it is an open load or not	
	L	Н	L	L	V <sub>SNSFH</sub>	Internal pullup resistor is active. If $V_S - V_{OUT} < V_{OL}$ then fault active	Clears when fault goes away
Reverse Polarity	Х	х	х	х	х	Channel turns on to lower power dissipation. Current into ground pin is limited by external ground network	

#### 8.4.5.1 Open-Load Detection

### **On-State Open Load Detection**

When the main channel is enabled faults are diagnosed by reading the voltage on the SNS or FLT pin and judged by the user. A benefit of high-accuracy current sense is that this device can achieve a very low open-load detection threshold, which correspondingly expands the normal operation region. As explained in section high accuracy sense mode, this mode can be used to sense 6mA currents accurately.

### Off-State Open Load Detection (available in ver. A, B, C, D)

In the off state, if a load is connected, the output voltage is pulled to 0V. In the case of an open load, the output voltage is close to the supply voltage,  $V_S - V_{OUT} < V_{ol,off}$ . The FLT pin goes low to indicate the fault to the MCU, and the SNS pin is pulled up to  $I_{SNSFH}$ . There is always a leakage current  $I_{ol,off}$  present on the output, due to the internal logic control path or external humidity, corrosion, and so forth. Thus, TI implimented an internal pullup resistor to offset the leakage current. This pullup current should be less than the output load current to avoid false detection in the normal operation mode. To reduce the standby current, TI implimented a switch in series with the pullup resistor controlled by the DIAG\_EN pin. The pull up resistor value is 150 k $\Omega$ .




図 8-15. Off-State Open-Load Detection Circuit

#### 8.4.5.2 Thermal Protection Behavior

The thermal protection behavior can be split up into 2 categories of events that can happen. Thermal behavior shows each of these categories.

- 1. Relative thermal shutdown: The device is enabled into an over current event. The DIAG\_EN pin is high so that diagnostics can be monitored on SNS and FLT. The output current rises up to the I<sub>ILIM</sub> level and the FLT goes low while the SNS goes to V<sub>SNSFH</sub>. With this large amount of current going through the junction temperature of the FET increases rapidly with respect to the controller temperature. When the power FET temperature rises T<sub>REL</sub> amount above the controller junction temperature ΔT = T<sub>FET</sub> T<sub>CON</sub> > T<sub>REL</sub>, the device shuts down. The faults are continually shown on SNS and FLT and the part waits for the tRETRY timer to expire. When t<sub>RETRY</sub> timer expires, since EN is still high, the device will come back on into this I<sub>ILIM</sub> condition.
- Absolute thermal shutdown: In this case, the ambient temperature is now much higher than previous. The
  device is still enabled in an over current event with DIAG\_EN high. However, in this case the junction
  temperature rises up and hits an absolute reference temperature, TABS, and then shuts down. The device
  will not recover until both T<sub>J</sub> < T<sub>ABS</sub> T<sub>hys</sub> and the t<sub>RETRY</sub> timer has expired.






図 8-16. Thermal Behavior

## 8.4.5.3 Undervoltage Lockout (UVLO) Protection

The device monitors the supply voltage  $V_S$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns on. If an overcurrent event trips the UVLO threshold, the device will shut off and come back on into a current limit safely.

## 8.4.5.4 Overvoltage (OVP) Protection

The device monitors the supply voltage  $V_S$  to prevent unpredicted behaviors in the event that the supply voltage is too high. When the supply increases beyond  $V_{S,OVPR}$ , the output stage is shut down automatically. When the supply falls below $V_{S,OVPF}$ , the device turns on. If an overcurrent event trips the OVP threshold due to inductive load oscillations, the integrates a deglitcher to avoid immediate output shutoff due to short transients.

# 8.4.5.5 Reverse Polarity Protection

**Method 1:** Blocking diode connected with VBB. Both the device and load are protected when in reverse polarity. The blocking diode does not allow any of the current to flow during reverse battery condition.




図 8-17. Reverse Protection With Blocking Diode

39



**Method 2 (GND network protection):** Only the high-side device is protected under this connection. The load reverse loop is limited by the load itself. Note when reverse polarity happens, the continuous reverse current through the power FET should be less than  $I_{rev}$ . Of the three types of ground pin networks, TI strongly recommends type 3 (the resistor and diode in parallel). No matter what types of connection are between the device GND and the board GND, if a GND voltage shift happens, ensure the following proper connections for the normal operation:

- Leave the NC pin floating or connect to the device GND. TI recommends to leave floating.
- Connect the current limit programmable resistor to the device GND.




図 8-18. Reverse Protection With GND Network

 Type 1 (resistor): The higher resistor value contributes to a better current limit effect when the reverse battery or negative ISO pulses. However, this leads to higher GND shift during normal operation mode. Also, consider the resistor power dissipation.

$$R_{GND} \le \frac{V_{GNDshift}}{I_{nom}}$$
 (9)

$$R_{GND} \ge \frac{\left(-V_{CC}\right)}{\left(-I_{GND}\right)} \tag{10}$$

#### where

- V<sub>GNDshift</sub> is the maximum value for the GND shift, determined by the HSS and microcontroller. TI suggests a value ≤ 0.6V.
- I<sub>nom</sub> is the nominal operating current.
- V<sub>CC</sub> is the maximum reverse voltage seen on the battery line.
- -I<sub>GND</sub> is the maximum reverse current the ground pin can withstand, which is available in セクション 6.1.

If multiple high-side power switches are used, the resistor can be shared among devices.

- Type 2 (diode): A diode is needed to block the reverse voltage, which also brings a ground shift (≈600mV). However, an inductive load is not acceptable to avoid an abnormal status when switching off.
- Type 3 (resistor and diode in parallel (recommended)): A peak negative spike may occur when the
  inductive load is switching off, which may damage the HSD or the diode. So, TI recommends a resistor in
  parallel with the diode when driving an inductive load. The recommended selection are 1.5kΩ resistor in
  parallel with an I<sub>F</sub> > 100mA diode. If multiple high-side switches are used, the resistor and diode can be
  shared among devices.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

#### 8.4.5.6 Protection for MCU I/Os

In many conditions, such as the negative surge pulse, or the loss of battery with an inductive load, a negative potential on the device GND pin may damage the MCU I/O pins [more likely, the internal circuitry connected to the pins]. Therefore, the serial resistors between MCU and HSS are required.

Also, for proper protection against loss of GND, TI recommends 10 k $\Omega$  resistance for the RPROT resistors.




図 8-19. MCU IO Protections

## 8.4.5.7 Diagnostic Enable Function

The diagnostic enable pin, DIAG\_EN, offers multiplexing of the microcontroller diagnostic input for current sense or digital status, by sharing the same sense resistor and ADC line or I/O port among multiple devices.

In addition, this pin can be used to manage power dissipation by the device. During the ouput-on period, if no continious sense output diagnosites are required, the diagnostic disable feature will lower the operating current. On the other hand, the output-off period, the diagnostic disable function lowers the current consumption for the standby condition.






図 8-20. Resistor sharing

#### 8.4.5.8 Loss of Ground

The ground connection may be lost either on the device level or on the module level. If the ground connection is lost, the channel output will be disabled irrespective of the EN input level. If the switch was already disabled when the ground connection was lost, the outputs will remain disabled even when the channels are enabled. The steady state current from the output to the load that remains connected to the system ground is below the level specified in the *Specifications* section of this document. When the ground is reconnected, normal operation will resume.

#### 8.4.5.9 Enhanced EFT Immunity

TPS281C30E has an enchanced EFT immunity compared to the other variants. The E variant implemented a stronger gate pulldown circuit which helps the device in the OFF state to stay OFF when an EFT pulses comes in. Due to the active circuit in the OFF state, the E variant will draw a higher current from the supply during the OFF state  $I_{Q(OFF)}$ compared to the other variants. E version device will have Hi-Z on the output while OFF, with leakage current  $I_{QUT(OFF)}$ .

The max EFT voltage level  $V_{(EFT)}$  will largely depending on the components used in the test circuit. The larger the output capacitor, and the smaller the coupling capacitor, the higher the EFT voltage level can be tolerated. As the coupling capacitor value is fixed in most EFT standards, increasing the output capacitor value can be an effective way to increase the maximum EFT voltage level.

⊠ 8-21 shows the setup for EFT testing. TPS281C30E is tested to pass +/- 2.5 kV EFT at VS and VOUT with 10nF output capacitor and 100pF coupling capacitor as shown in the diagram. The output capacitor can be increased if passing higher level of EFT is desired. The A, B, C, D variants are tested to pass +/- 2 kV EFT at VS and VOUT with 22nF output capacitor and 100pF coupling capacitor. The DIAG\_EN has to be high for A, B, C, D version in the OFF state in order to not enter the sleep state and have the EFT immunity stated above, while the DIAG\_EN can be either high or low for E version as the EFT protection circuit is always active. The test conditions are outlined in EFT Test Conditions.

There is a strong pulldown circuitry to keep the power FET OFF during OFF state EFT transient. The circuitry is activated after  $EFT_{DELAY}$  period to not affect the normal turn-off slew rate. However, the part is not protected during the  $EFT_{DELAY}$  period as illustrated in  $\boxtimes$  8-22.




図 8-21. EFT Test Setup




図 8-22. EFT Timing Diagram

## 表 8-4. EFT Test Conditions

Device Version	EFT Level	C <sub>OUT</sub>	C <sub>COUPLING</sub>	DIAG_EN
A, B, C, D	+/- 2 kV	22nF	100pF	High
E	+/- 2.5 kV	10nF	100pF	High/Low



# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

# 9.2 Typical Application

The Typical Application Circuit shows an example of how to design the external circuitry parameters.




図 9-1. Typical Application Circuit

#### 9.2.1 Design Requirements

Component	Typical Value	Purpose
D1	SMBJ60CA	Clamp surge voltages at the supply input
D2	SMBJ36CA (Optional for version A, B)	Dissipate the inductive energy at turn-off. A clamp is required for version C, D, E for driving inductive loads.
CIN1	100nF	Stabilize the input supply and filter out low frequency noise.
CIN2	4.7nF	Filtering of voltage transients (for example, ESD, IEC 61000-4-5) and improved emissions.
RPROT	10kΩ	Protection resistor for microcontroller and device I/O pins - Optional for reverse polarity protection
RILIM	7.5kΩ – 50kΩ	Set current limit threshold
RSNS	1kΩ	Translate the sense current into sense voltage.
CSNS	100pF	Coupled with RPROT on the SNS line creates a low pass filter to filter out noise going into the ADC of the MCU.
CVOUT	22nF	Improves EMI performance, filtering of voltage transients
RGND	1kΩ	Stabilize GND potential during turn-off of inductive load - Optional for reverse polarity protection
DGND	BAS21 Diode	Keeps GND close to system ground during normal operation - Optional for reverse polarity protection

#### 9.2.1.1 IEC 61000-4-5 Surge

The TPS281C30 is designed to survive against IEC 61000-4-5 surge using external TVS clamps. The device is rated to 64 V ensuring that external TVS diodes can clamp below the rated maximum voltage of the TPS281C30x. Above 64 V, the device includes VDS clamps to help shunt current and ensure that the device survives the transient pulses. Depending on the class of the output, TI recommends that the system has a SMBJ36A or SMCJ36A between VS and module GND.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Selecting RILIM

In this application, the TPS281C30A must allow for the maximum DC current with margin but minimize the energy in the switch and the load on the input supply during a fault condition by minimizing the current limit.

The nominal current limit should be set such that the worst case (lowest) current limit will be higher than the maximum load current (4 A). Since the lower limit is 10% below the typical value, for this application, the best  $I_{LIM}$  set point is approximately 5.5A. The below equation allows you to calculate the  $R_{ILIM}$  value that is placed from the  $I_{LIMx}$  pins to GND pin of the device.  $R_{ILIM}$  is calculated in  $k\Omega$ .

$$R_{ILIM} = K_{CL} / I_{CL}$$
 (11)

The  $K_{CL}$  value in the *Specifications* section is 50A/k $\Omega$ . So the calculated value of  $R_{ILIM}$  is 9.09 k $\Omega$  which can be found as a standard 1% resistor.

#### 9.2.2.2 Selecting RSNS

 $\pm$  9-1 shows the requirements for the load current sense in this application. The K<sub>SNS</sub> value is specified for the device and can be found in the *Specifications* section.

表 9-1. R<sub>SNS</sub> Calculation Parameters

PARAMETER	EXAMPLE VALUE
Current Sense Ratio (K <sub>SNS1</sub> )	1300

Product Folder Links: TPS281C30

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

45



表 9-1. R<sub>SNS</sub> Calculation Parameters (続き)

PARAMETER	EXAMPLE VALUE
Current Sense Ratio (K <sub>SNS2</sub> )	24
Largest diagnosable load current	4.8 A
Smallest diagnosable load current	4 mA
Full-scale ADC voltage	5.0 V
ADC resolution	10 bit

The load current measurement up to 4.8 A ensures that even in the event of a overload but below the set current limit, the MCU can register and react by turning off the FET while the low level of 4 mA allows for accurate measurement of low load currents and enable the distinction open load faults from supported nominal load currents. For load currents < 50 mA, the customer can enable high accuracy sensing to change the sense ratio from KSNS1 to KSNS2. This prevents the requirement of a higher resolution ADC and it also increases sense accuracy. Go to high accuracy sensing for more information.

The  $R_{SNS}$  resistor value should be selected such that the largest diagnosable load current puts the SNS pin voltage ( $V_{SNS}$ ) at about 90% of the ADC full-scale. With this design, any ADC value above 80% of full scale (FS) can be considered a fault. Additionally, the  $R_{SNS}$  resistor value should ensure that the smallest diagnosable load current does not cause  $V_{SNS}$  to fall below at a least a few LSB of the ADC.

With the given example values, a  $1.0-k\Omega$  sense resistor satisfies both requirements.

表 9-2. V<sub>SNS</sub> Calculation

Sense Mode	OL_ON	LOAD (A)	SENSE RATIO	I <sub>SNS</sub> (mA)	R <sub>SNS</sub> (Ω)	V <sub>SNS</sub> (V)	% of 5-V ADC
Standard Sensing	LO	4.8A	1200	3.69	1000	3.69	73.8%
High Accuracy Sensing	HI	0.004	24	0.166	1000	0.166	3.3% (~34 LSBs)

### 9.3 Power Supply Recommendations

The TPS281C30 device is designed to operate in a 24V industrial system. The allowed supply voltage range (VS pin) is 6V to 36V as measured at the VS pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in セクション 6.5. The device is also designed to withstand voltage transients beyond this range such as SELV supply failures.

It is recommended to place a  $0.1\mu F$  capacitor at the Vs supply input to stabilize the input supply and filter out low frequency noise. The power supply must be able to withstand all transient load current steps. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.

VS INPUT SUPPLY VOLTAGE RANGE	DESCRIPTION
6V to 36V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected.
36V > VS > V <sub>S, OVPR</sub>	Device is fully functional and protected but timing parametrics can deviate from specifications.
VS > V <sub>s, OVPR</sub>	SELV supply voltage. Device disables and tolerates up to 64V at the input for extended period of time.

### 9.4 Layout

#### 9.4.1 Layout Guidelines

To prevent thermal shutdown, T<sub>J</sub> must be less than 125°C. If the output current is very high, the power dissipation may be large. The HTSSOP and QFN packages have good thermal impedance. However, the PCB

資料に関するフィードバック(ご意見やお問い合わせ) を送信

English Data Sheet: SLVSGD3

layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heatflow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely important when there are not any heat sinks attached to the PCB on the other side of the board opposite the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

#### 9.4.1.1 EMC Considerations

### 9.4.2 Layout Example

#### 9.4.2.1 PWP Layout without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.




図 9-2. PWP Layout Without a GND Network

#### 9.4.2.2 PWP Layout with a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




図 9-3. PWP Layout With a GND Network

#### 9.4.2.3 RGW Layout with a GND Network

With a GND network, tie the thermal pad with a single trace through the GND network to the board GND copper.




図 9-4. RGW Layout With a GND Network

#### 9.4.3 Thermal Considerations

This device possesses thermal shutdown (TABS) circuitry as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the thermal-shutdown trip point. If the junction temperature exceeds the thermal-shutdown trip point, the output turns off. When the junction temperature falls below the thermal-shutdown trip point, the output turns on again.

Calculate the power dissipated by the device according to Equation 13.

$$P_{T} = I_{OUT}^{2} \times R_{DSON} + V_{S} \times I_{NOM}$$
 (12)

where

• P<sub>T</sub> = Total power dissipation of the device

After determining the power dissipated by the device, calculate the junction temperature from the ambient temperature and the device thermal impedance.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{T} \tag{13}$$

For more information please see How to Drive Resistive, Inductive, Capacitive, and Lighting Loads.



# 10 Device and Documentation Support

# 10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 10.2 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

## 10.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 10.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (June 2023) to Revision B (August 2024)	Page
• TPS281C30E バリアントをデータシートに追加	1
Changes from Revision * (December 2022) to Revision A (June 2023)	Page
<ul><li>デバイスのステータスを「プレビュー」から「量産データ」に更新</li></ul>	1

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS281C30* 

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 21-Oct-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS281C30ARGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	28C30A	Samples
TPS281C30BRGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	28C30B	Samples
TPS281C30CRGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	28C30C	Samples
TPS281C30DRGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	28C30D	Samples
TPS281C30ERGWR	ACTIVE	VQFN	RGW	20	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	28C30E	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 21-Oct-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Oct-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS281C30ARGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS281C30BRGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS281C30CRGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS281C30DRGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS281C30ERGWR	VQFN	RGW	20	5000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 21-Oct-2024




#### \*All dimensions are nominal

7 111 011110110110110 0110 11011111101							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS281C30ARGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS281C30BRGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS281C30CRGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS281C30DRGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS281C30ERGWR	VQFN	RGW	20	5000	367.0	367.0	35.0


5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated