

## TPS51200-Q1 シンクおよびソースDDR終端レギュレータ

### 1 特長

- 車載アプリケーションに対応
- AEC-Q100テスト・ガイドで以下の結果
  - デバイス温度グレード1: 動作時周囲温度  $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$
  - デバイスHBM ESD分類レベル2
  - デバイスCDM ESD分類レベルC4B
- 入力電圧: 2.5Vレールと3.3Vレールをサポート
- VLDOIN電圧範囲: 1.1V~3.5V
- シンク/ソース終端レギュレータにドループ補償を内蔵
- メモリ終端アプリケーション(DDR)に必要な最小出力容量20 $\mu\text{F}$  (通常は3 $\times$ 10 $\mu\text{F}$  MLCC)
- PGOODによる出力レギュレーション監視
- EN入力
- REFIN入力により、直接または分圧抵抗経由で入力を柔軟にトラッキング可能
- リモート・センシング(VOSNS)
- $\pm 10\text{mA}$ のバッファ付きリファレンス(REFOUT)
- ソフトスタート、UVLO、OCLを内蔵
- サーマル・シャットダウン
- DDRおよびDDR2 JEDEC仕様に合致、DDR3、DDR3L、低消費電力DDR3、DDR4 VTTアプリケーションをサポート
- 露出サーマル・パッド付きのVSON-10パッケージ

### 2 アプリケーション

- DDR、DDR2、DDR3、DDR3L、低消費電力DDR3、DDR4用のメモリ終端レギュレータ
- ノートブックPC、デスクトップPC、サーバー
- テレコムおよびデータコム、GSM基地局、LCD-TVおよびPDP-TV、コピー機およびプリンタ、セットトップ・ボックス

### 3 概要

TPS51200-Q1デバイスは、シンクおよびソースのダブル・データ・レート(DDR)終端レギュレータで、スペースが主要な考慮事項となる低入力電圧、低コスト、低ノイズのシステムに特化して設計されています。

TPS51200-Q1は高速な過渡応答を維持し、必要な最小出力容量はわずか20 $\mu\text{F}$ です。TPS51200-Q1デバイスはリモート・センシング機能と、DDR、DDR2、DDR3、DDR3L、低消費電力DDR3、DDR4 VTTバス終端のすべての電力要件に対応します。

また、TPS51200-Q1デバイスはDDRアプリケーションに対して、出力レギュレーションを監視するためのオープン・ドレインPGOOD信号と、S3 (RAMへのサスペンド)時にVTTを放電するために使用可能なEN信号を提供します。


TPS51200-Q1デバイスは熱効率の高いVSON-10パッケージで供給され、グリーンおよび鉛フリーの両方の基準を満たしています。このデバイスは $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$ で動作が規定されています。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS51200-Q1	VSON (10)	3.00mm $\times$ 3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### 標準のDDRアプリケーション



## 目次

1	特長 .....	1	8	Application and Implementation .....	14
2	アプリケーション .....	1	8.1	Application Information .....	14
3	概要 .....	1	8.2	Typical Application .....	14
4	改訂履歴 .....	2	9	Power Supply Recommendations .....	25
5	Pin Configuration and Functions .....	3	10	Layout .....	25
6	Specifications .....	4	10.1	Layout Guidelines .....	25
6.1	Absolute Maximum Ratings .....	4	10.2	Layout Example .....	26
6.2	ESD Ratings .....	4	10.3	Thermal Considerations .....	27
6.3	Recommended Operating Conditions .....	4	11	デバイスおよびドキュメントのサポート .....	29
6.4	Thermal Information .....	4	11.1	デバイス・サポート .....	29
6.5	Electrical Characteristics .....	5	11.2	ドキュメントのサポート .....	29
6.6	Switching Characteristics .....	6	11.3	ドキュメントの更新通知を受け取る方法 .....	29
6.7	Typical Characteristics .....	7	11.4	コミュニティ・リソース .....	29
7	Detailed Description .....	10	11.5	商標 .....	29
7.1	Overview .....	10	11.6	静電気放電に関する注意事項 .....	29
7.2	Functional Block Diagram .....	10	11.7	Glossary .....	29
7.3	Feature Description .....	10	12	メカニカル、パッケージ、および注文情報 .....	29
7.4	Device Functional Modes .....	12			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Revision B (September 2015) から Revision C に変更	Page
• Changed pinout diagram for compatibility with HTML version of the data sheet .....	3
• Added REFOUT specification for $-1 \text{ mA} \leq I_{\text{REFOUT}} \leq 1 \text{ mA}$ , condition .....	5
• Corrected Typical Characteristics condition statement .....	7
• Added <a href="#">Figure 4</a> .....	7
• Added <a href="#">Figure 9</a> .....	8
• 「ドキュメントの更新通知を受け取る方法」セクションを追加 .....	29

Revision A (April 2012) から Revision B に変更	Page
• 「特長」一覧に、温度グレードとHBMおよびCDM分類のAEC-Q100テスト・ガイド結果を追加 .....	1
• 「ピン構成および機能」セクション、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション追加 .....	1
• PowerPADへの言及をサーマル・パッドに置き換え .....	1
• Deleted ORDERING INFORMATION table .....	3
• Deleted DISSIPATION RATINGS TABLE .....	4
• Changed the thermal metric parameters in the <i>Thermal Information</i> table .....	4
• Changed the test conditions for REFOUT source and sink current limits in the <i>Electrical Characteristics</i> table .....	5
• 追加 -Q1 to device name throughout text of document .....	24

2009年11月発行のものから更新	Page
• Added thermal table information for DRC package .....	4

## 5 Pin Configuration and Functions

**DRC Package  
10-Pin VSON With Exposed Thermal Pad  
Top View**



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	7	I	For DDR VTT application, connect EN to SLP_S3. For any other applications, use EN as the ON/OFF function. Keep EN voltage equal or lower than VIN voltage at all times.
GND	8	—	Ground. Signal ground. Connect to negative pin of the output capacitor.
PGND <sup>(1)</sup>	4	—	Power ground output for the LDO
PGOOD	9	O	PGOOD output. Open drain pin. Indicates regulation.
REFIN	1	I	Reference input
REFOUT	6	O	Reference output. Connect to GND through 0.1- $\mu$ F ceramic capacitor. If there is REFOUT capacitor at DDR side, keep the total capacitance on REFOUT pin below 1 $\mu$ F. The REFOUT pin can not be open.
VIN	10	I	2.5-V or 3.3-V power supply A ceramic decoupling capacitor with a value between 1- $\mu$ F and 4.7- $\mu$ F is required.
VLDOIN	2	I	Supply voltage for the LDO
VO	3	O	Power output for the LDO. Minimum 20- $\mu$ F capacitance is required. No maximum capacitance limit.
VOSNS	5	I	Voltage sense output for the LDO. Connect to positive pin of the output capacitor or the load.

(1) Thermal pad connection. See [Figure 34](#) in the *Thermal Considerations* section for additional information.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage <sup>(2)</sup>	VIN, VLDOIN, VOSNS, REFIN	-0.3	3.6	V
	EN	-0.3	6.5	
	PGND to GND	-0.3	0.3	
Output voltage <sup>(2)</sup>	VO, REFOUT	-0.3	3.6	V
	PGOOD	-0.3	6.5	
Operating junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground pin unless otherwise noted.

### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
		Charged device model (CDM), per AEC Q100-011	Corner pins (1, 5, 6, and 10)		±750
			Other pins		±500

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage	VIN	2.375	3.500	V
Voltage range	EN, VLDOIN, VOSNS	-0.1	3.5	
	REFIN	0.5	1.8	
	VO, PGOOD	-0.1	3.5	
	REFOUT	-0.1	1.8	
	PGND	-0.1	0.1	
Operating free-air temperature, T <sub>A</sub>		-40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS51200-Q1	UNIT
		DRC (VSON)	
		10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	52.7	°C/W
R <sub>θJctop</sub>	Junction-to-case (top) thermal resistance	63.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	28.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	3.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	28.6	°C/W
R <sub>θJcbot</sub>	Junction-to-case (bottom) thermal resistance	16.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Over recommended free-air temperature range,  $V_{VIN} = 3.3\text{ V}$ ,  $V_{VLDOIN} = 1.8\text{ V}$ ,  $V_{REFIN} = 0.9\text{ V}$ ,  $V_{VOSNS} = 0.9\text{ V}$ ,  $V_{EN} = V_{VIN}$ ,  $C_{OUT} = 3 \times 10\ \mu\text{F}$  and circuit shown in the [標準のDDRアプリケーション](#) section (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
$I_{IN}$	Supply current	$T_A = 25\text{ }^\circ\text{C}$ , $V_{EN} = 3.3\text{ V}$ , No Load		0.7	1	mA
$I_{IN(SDN)}$	Shutdown current	$T_A = 25\text{ }^\circ\text{C}$ , $V_{EN} = 0\text{ V}$ , $V_{REFIN} = 0$ , No Load		65	80	$\mu\text{A}$
		$T_A = 25\text{ }^\circ\text{C}$ , $V_{EN} = 0\text{ V}$ , $V_{REFIN} > 0.4\text{ V}$ , No Load		200	400	
$I_{LDOIN}$	Supply current of VLDOIN	$T_A = 25\text{ }^\circ\text{C}$ , $V_{EN} = 3.3\text{ V}$ , No Load		1	50	$\mu\text{A}$
$I_{LDOIN(SDN)}$	Shutdown current of VLDOIN	$T_A = 25\text{ }^\circ\text{C}$ , $V_{EN} = 0\text{ V}$ , No Load		0.1	50	$\mu\text{A}$
<b>INPUT CURRENT</b>						
$I_{REFIN}$	Input current, REFIN	$V_{EN} = 3.3\text{ V}$			1	$\mu\text{A}$
<b>VO OUTPUT</b>						
$V_{VOSNS}$	Output DC voltage, VO	$V_{REFOUT} = 1.25\text{ V (DDR1)}$ , $I_O = 0\text{ A}$		1.25		V
			-15		15	mV
		$V_{REFOUT} = 0.9\text{ V (DDR2)}$ , $I_O = 0\text{ A}$		0.9		V
			-15		15	mV
		$V_{REFOUT} = 0.75\text{ V (DDR3)}$ , $I_O = 0\text{ A}$		0.75		V
			-15		15	mV
$V_{REFOUT} = 0.675\text{ V (DDR3L)}$ , $I_O = 0\text{ A}$		0.675		V		
	-15		15	mV		
$V_{REFOUT} = 0.6\text{ V (DDR4)}$ , $I_O = 0\text{ A}$		0.6		V		
	-15		15	mV		
$V_{VOTOL}$	Output voltage tolerance to REFOUT	$-2\text{ A} < I_{VO} < 2\text{ A}$	-25		25	mV
$I_{VOSRCL}$	VO source current Limit	With reference to REFOUT, $V_{OSNS} = 90\% \times V_{REFOUT}$	3		4.5	A
$I_{VOSNCL}$	VO sink current Limit	With reference to REFOUT, $V_{OSNS} = 110\% \times V_{REFOUT}$	3.5		5.5	A
$I_{DSCHRG}$	Discharge current, VO	$V_{REFIN} = 0\text{ V}$ , $V_{VO} = 0.3\text{ V}$ , $V_{EN} = 0\text{ V}$ , $T_A = 25\text{ }^\circ\text{C}$		18	25	$\Omega$
<b>POWERGOOD COMPARATOR</b>						
$V_{TH(PG)}$	VO PGOOD threshold	PGOOD window lower threshold with respect to REFOUT	-23.5%	-20%	-17.5%	
		PGOOD window upper threshold with respect to REFOUT	17.5%	20%	23.5%	
		PGOOD hysteresis		5%		
$V_{PGOODLOW}$	Output low voltage	$I_{SINK} = 4\text{ mA}$			0.4	V
$I_{PGOODLK}$	Leakage current <sup>(1)</sup>	$V_{OSNS} = V_{REFIN}$ (PGOOD high impedance), PGOOD = $V_{IN} + 0.2\text{ V}$			1	$\mu\text{A}$
<b>REFIN AND REFOUT</b>						
$V_{REFIN}$	REFIN voltage range		0.5		1.8	V
$V_{REFINUVLO}$	REFIN undervoltage lockout	REFIN rising	360	390	420	mV
$V_{REFINUVHYS}$	REFIN undervoltage lockout hysteresis			20		mV
$V_{REFOUT}$	REFOUT voltage			REFIN		V
$V_{REFOUTTOL}$	REFOUT voltage tolerance to $V_{REFIN}$	$-10\text{ mA} \leq I_{REFOUT} \leq 10\text{ mA}$ , $0.6\text{ V} \leq V_{REFIN} \leq 1.25\text{ V}$	-15		15	mV
		$-1\text{ mA} \leq I_{REFOUT} \leq 1\text{ mA}$ , $0.6\text{ V} \leq V_{REFIN} \leq 1.25\text{ V}$	-12		12	
$I_{REFOUTSRCL}$	REFOUT source current limit	$V_{REFOUT} = 0.5\text{ V}$	10	40		mA
$I_{REFOUTSNCL}$	REFOUT sink current limit	$V_{REFOUT} = 1.5\text{ V}$	10	40		mA
<b>UVLO / EN LOGIC THRESHOLD</b>						
$V_{VINUVVIN}$	UVLO threshold	Wake up, $T_A = 25\text{ }^\circ\text{C}$	2.2	2.3	2.375	V
		Hysteresis		50		mV
$V_{ENIH}$	High-level input voltage	Enable	1.7			V
$V_{ENIL}$	Low-level input voltage	Enable			0.3	V
$V_{ENYST}$	Hysteresis voltage	Enable		0.5		V
$I_{ENLEAK}$	Logic input leakage current	EN, $T_A = 25\text{ }^\circ\text{C}$	-1		1	$\mu\text{A}$
<b>THERMAL SHUTDOWN</b>						
$T_{SON}$	Thermal shutdown threshold <sup>(1)</sup>	Shutdown temperature		150		$^\circ\text{C}$
		Hysteresis		25		

(1) Ensured by design. Not production tested.

## 6.6 Switching Characteristics

Over recommended free-air temperature range,  $V_{VIN} = 3.3\text{ V}$ ,  $V_{VLDOIN} = 1.8\text{ V}$ ,  $V_{REFIN} = 0.9\text{ V}$ ,  $V_{VOSNS} = 0.9\text{ V}$ ,  $V_{EN} = V_{VIN}$ ,  $C_{OUT} = 3 \times 10\ \mu\text{F}$  and circuit shown in the [標準のDDRアプリケーション](#) section (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWERGOOD COMPARATOR</b>						
$T_{PGSTUPDLY}$	PGOOD startup delay	Startup rising edge, VOSNS within 15% of REFOUT		2		ms
$T_{PBADDLY}$	PGOOD bad delay	VOSNS is outside of the $\pm 20\%$ PGOOD window		10		$\mu\text{s}$

### 6.7 Typical Characteristics

For Figure 1 through Figure 18, 3 × 10-μF MLCCs (0805) are used on the output.




Figure 1. Output Voltage vs Output Current




Figure 2. Output Voltage vs Output Current




Figure 3. Output Voltage vs Output Current




Figure 4. Output Voltage vs Output Current




Figure 5. Output Voltage vs Output Current




Figure 6. Output Voltage vs Output Current

Typical Characteristics (continued)

For Figure 1 through Figure 18,  $3 \times 10\text{-}\mu\text{F}$  MLCCs (0805) are used on the output.




Figure 7. Output Voltage vs Output Current

Figure 8. Output Voltage vs Output Current




Figure 9. Output Voltage vs Output Current

Figure 10. Output Voltage vs Output Current




Figure 11. REFOUT Line Regulation

Figure 12. REFOUT Line Regulation



Typical Characteristics (continued)

For Figure 1 through Figure 18, 3 × 10-μF MLCCs (0805) are used on the output.




Figure 13. REFOUT Line Regulation




Figure 14. REFOUT Line Regulation




Figure 15. REFOUT Line Regulation




Figure 16. DROPOUT Voltage vs Output Current




Figure 17. Gain and Phase vs Frequency




Figure 18. Gain and Phase vs Frequency


## 7 Detailed Description

### 7.1 Overview

The TPS51200-Q1 device is a sink and source, double data-rate (DDR) termination regulator specifically designed for low-input voltage, low-cost, and low-noise systems where space is a key consideration.

The TPS51200-Q1 device is designed to provide proper termination voltage and a 10-mA buffered reference voltage for DDR memory which includes the following DDR specifications (core voltage, reference voltage) with minimal external components: DDR (2.5 V, 1.25 V), DDR2 (1.8 V, 0.9 V), DDR3 (1.5 V, 0.75 V), DDR3L (1.35 V, 0.675 V), LP DDR3 and DDR4 (1.2 V, 0.6 V).

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Sink and Source Regulator (VO Pin)

The TPS51200-Q1 device is a sink and source (sink/source) tracking termination regulator specifically designed for low input voltage, low-cost, and low external-component count systems where space is a key application parameter. The TPS51200-Q1 device integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin, VOSNS, must be connected to the positive pin of the output capacitors as a separate trace from the high current path from the VO pin.

#### 7.3.2 Reference Input (REFIN Pin)

The output voltage,  $V_O$ , is regulated to the REFOUT pin. When the REFIN pin is configured for standard DDR termination applications, the REFIN pin can be set by an external equivalent ratio voltage divider connected to the memory supply bus (VDDQ). The TPS51200-Q1 device supports the REFIN voltage from 0.5 V to 1.8 V, making the device versatile and ideal for many types of low-power LDO applications.

## Feature Description (continued)

### 7.3.3 Reference Output (REFOUT Pin)

When the device is configured for DDR termination applications, the REFOUT pin generates the DDR VTT reference voltage for the memory application. The device is capable of supporting both a sourcing and sinking load of 10 mA. The REFOUT pin becomes active when the REFIN voltage rises to 0.390 V and the VIN pin is above the UVLO threshold. When the REFOUT pin is less than 0.375 V, it is disabled and subsequently discharges to the GND pin through an internal 10-k $\Omega$  MOSFET. The REFOUT pin is independent of the EN pin state.

### 7.3.4 Soft-Start Sequencing

The soft-start function of the VO pin is achieved through a current clamp. The current clamp allows the output capacitors to be charged with low and constant current, providing a linear ramp-up of the output voltage. When the VO pin is outside of the powergood window, the current clamp level is one-half of the full overcurrent limit (OCL) level. When the VO pin rises or falls within the PGOOD window, the current clamp level switches to the full OCL level. The soft-start function is completely symmetrical and works not only from GND to the REFOUT voltage, but also from the VLDOIN pin to the REFOUT voltage.

### 7.3.5 Enable Control (EN Pin)

When the EN pin is driven high, the TPS51200-Q1 VO-regulator begins normal operation. When the EN pin is driven low, the VO pin discharges to the GND pin through an internal 18- $\Omega$  MOSFET. The REFOUT pin remains on when the EN pin is driven low.

### 7.3.6 Powergood Function (PGOOD Pin)

The TPS51200-Q1 device provides an open-drain PGOOD output that goes high when the VO output is within  $\pm 20\%$  of the REFOUT pin. The PGOOD pin deasserts within 10  $\mu$ s after the output exceeds the size of the powergood window. During initial VO startup, the PGOOD pin asserts high 2 ms (typ) after the VO pin enters power good window. Because the PGOOD pin is an open-drain output, a 100-k $\Omega$ , pullup resistor between the PGOOD pin and a stable active supply voltage rail is required.

### 7.3.7 Current Protection (VO Pin)

The LDO has a constant overcurrent limit (OCL). Note that the OCL level reduces by one-half when the output voltage is not within the powergood window. This reduction is a non-latch protection.

### 7.3.8 UVLO Protection (VIN Pin)

For the VIN undervoltage-lockout (UVLO) protection, the TPS51200-Q1 device monitors the VIN voltage. When the VIN voltage is lower than the UVLO threshold voltage, both the VO and REFOUT regulators are powered off. This shutdown is a non-latch protection.

### 7.3.9 Thermal Shutdown

The TPS51200-Q1 device monitors the junction temperature. If the device junction temperature exceeds the threshold value, (typically 150°C), the VO and REFOUT regulators are both shut off, discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

## 7.4 Device Functional Modes


The TPS51200-Q1 device can be used in an application system where either a 2.5-V rail or a 3.3-V rail is available. The TPS51200-Q1 minimum input voltage requirement is 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is be 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between –5% and 5% accuracy, or better.

### 7.4.1 S3 and Pseudo-S5 Support

The TPS51200-Q1 device provides S3 support by an EN function. The EN pin can be connected to an SLP\_S3 signal in the end application. Both the REFOUT and VO pin are on when EN = high (S0 state). The REFOUT pin is maintained while the VO pin is turned off and discharged through an internal discharge MOSFET when EN = low (S3 state). When EN = low and the REFIN voltage is less than 0.390 V, the TPS51200-Q1 device enters pseudo-S5 state. Both the VO and REFOUT outputs are turned off and discharged to the GND pin through internal MOSFETs when pseudo-S5 support is engaged (S4/S5 state). [Figure 19](#) shows a typical startup and shutdown timing diagram for an application that uses S3 and pseudo-S5 support. It is also allowed to turn on VLDOIN earlier than VIN during power on, and turn off VIN earlier than VLDOIN during power off.

### 7.4.2 Tracking Startup and Shutdown

The TPS51200-Q1 device also supports tracking startup and shutdown when the EN pin is tied directly to the system bus and not used to turn on or turn off the device. During tracking startup, the VO pin follows the REFOUT pin when the REFIN voltage is greater than 0.39 V. The REFIN pin follows the rise of the VDDQ rail though a voltage divider. The typical soft-start time for the VDDQ rail is approximately 3 ms, however this soft-start time can vary depending on the system configuration. The SS time of the VO output no longer depends on the OCL setting, but is a function of the SS time of the VDDQ rail. PGOOD is asserted 2 ms after the VO pin is within  $\pm 20\%$  of the REFOUT pin. During tracking shutdown, the VO pin falls following the REFOUT pin until the REFOUT pin reaches 0.37 V. When the REFOUT pin falls below 0.37 V, the internal discharge MOSFETs are turned on and quickly discharge both the REFOUT and VO pins to GND. The PGOOD pin is deasserted when the VO pin is beyond the  $\pm 20\%$  range of the REFOUT pin. [Figure 20](#) shows the typical timing diagram for an application that uses tracking startup and shutdown.



**Figure 19. Typical Timing Diagram for S3 and Pseudo-S5 Support**

Device Functional Modes (continued)




图 20. Typical Timing Diagram of Tracking Startup and Shutdown

## 8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS51200-Q1 device is specifically designed to power up the memory termination rail (as shown in [Figure 21](#)). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See [Figure 22](#) for typical characteristics for a single memory cell.

### 8.2 Typical Application

#### 8.2.1 VTT DIMM Applications



UDG-08022

图 21. Typical Application Diagram for DDR3 VTT DIMM using TPS51200-Q1

#### 8.2.1.1 Design Parameters

Use the information listed in [Table 1](#) as the design parameters.

表 1. DDR, DDR2, DDR3, LP DDR3 and DDR4 Termination Technology and Differences

PARAMETER	DDR	DDR2	DR3	LP DDR3 or DDR4
FSB Data Rates	200, 266, 333 and 400 MHz	400, 533, 677 and 800 MHz	800, 1066, 1330 and 1600 MHz	Same as DDR3
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT termination for address, command and control signals	On-die termination for data group. VTT termination for address, command and control signals	Same as DDR3
Termination Current Demand	Max source/sink transient currents of up to 2.6 A to 2.9 A	Not as demanding <ul style="list-style-type: none"> <li>Only 34 signals (address, command, control) tied to VTT</li> <li>ODT handles data signals</li> </ul> Less than 1 A of burst current	Not as demanding <ul style="list-style-type: none"> <li>Only 34 signals (address, command, control) tied to VTT</li> <li>ODT handles data signals</li> </ul> Less than 1A of burst current	Same as DDR3
Voltage Level	2.5-V Core and I/O 1.25-V VTT	1.8-V Core and I/O 0.9-V VTT	1.5-V Core and I/O 0.75-V VTT	1.2-V Core and I/O 0.6-V VTT

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 VIN Capacitor

Add a ceramic capacitor, with a value between 1- $\mu\text{F}$  and 4.7- $\mu\text{F}$ , placed close to the VIN pin, to stabilize the bias supply (2.5-V rail or 3.3-V rail) from any parasitic impedance from the supply.

#### 8.2.1.2.2 VLDO Input Capacitor

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a 10- $\mu\text{F}$  (or greater) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at the VO pin. In general, use one-half of the  $C_{\text{OUT}}$  value for input.

#### 8.2.1.2.3 Output Capacitor

For stable operation, the total capacitance of the VO output pin must be greater than 20  $\mu\text{F}$ . Attach three, 10- $\mu\text{F}$  ceramic capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the ESR is greater than 2 m $\Omega$ , insert an R-C filter between the output and the VOSNS input to achieve loop stability. The R-C filter time constant must be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

#### 8.2.1.2.4 Output Tolerance Consideration for VTT DIMM Applications

Figure 22 shows the typical characteristics for a single memory cell.




Figure 22. DDR Physical Signal System Bi-Directional SSTL Signaling

In Figure 22, when Q1 is on and Q2 is off:

- The current flows from VDDQ via the termination resistor to VTT
- VTT sinks current

In Figure 22, when Q2 is on and Q1 is off:

- The current flows from VTT via the termination resistor to GND
- VTT sources current

Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).

$$V_{\text{TTRF}} - 40 \text{ mV} < V_{\text{T}} < V_{\text{TTRF}} + 40 \text{ mV}, \text{ for both dc and ac conditions}$$

The specification indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS51200-Q1 device ensures the regulator output voltage to be:

$$V_{\text{TTRF}} - 25 \text{ mV} < V_{\text{T}} < V_{\text{TTRF}} + 25 \text{ mV}, \text{ for both DC and AC conditions and } -2 \text{ A} < I_{\text{VTT}} < 2 \text{ A}$$

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3, DDR3L, low-power DDR3 and DDR4 applications (see [表 1](#) for detailed information). To meet the stability requirement, a minimum output capacitance of 20  $\mu\text{F}$  is needed. Considering the actual tolerance on the MLCC capacitors, three 10- $\mu\text{F}$  ceramic capacitors are sufficient to meet the above requirement.

The TPS51200-Q1 device is designed as a Gm driven LDO. The voltage droop between the reference input and the output regulator is determined by the transconductance and output current of the device. The typical Gm is 250 S at 2 A and changes with respect to the load to conserve the quiescent current (that is, the Gm is very low at no load condition). The Gm LDO regulator is a single pole system. Its unity gain bandwidth for the voltage loop is only determined by the output capacitance, as a result of the bandwidth nature of the Gm (see [式 1](#)).


$$F_{\text{UGBW}} = \frac{G_m}{2 \times \pi \times C_{\text{OUT}}}$$

where

- $F_{\text{UGBW}}$  is the unity gain bandwidth
- Gm is transconductance
- $C_{\text{OUT}}$  is the output capacitance

(1)

This type of regulator has two limitations on the output bulk capacitor requirement. To maintain stability, the zero location contributed by the ESR of the output capacitors must be greater than the  $-3\text{-dB}$  point of the current loop. This constraint means that higher ESR capacitors must not be used in the design. In addition, the impedance characteristics of the ceramic capacitor must be well understood to prevent the gain peaking effect around the Gm  $-3\text{-dB}$  point because of the large ESL, the output capacitor and parasitic inductance of the VO trace.



**图 23. Bode Plot for a Typical DDR3 Configuration**

[图 23](#) shows the bode plot simulation for a typical DDR3 configuration of the TPS51200-Q1 device, where:



- $V_{\text{IN}} = 3.3 \text{ V}$
- $V_{\text{VLDOIN}} = 1.5 \text{ V}$
- $V_{\text{VO}} = 0.75 \text{ V}$
- $I_{\text{IO}} = 2 \text{ A}$
- $3 \times 10\text{-}\mu\text{F}$  capacitors included
- $\text{ESR} = 2.5 \text{ m}\Omega$
- $\text{ESL} = 800 \text{ pH}$

The unity-gain bandwidth is approximately 1 MHz and the phase margin is  $52^\circ$ . The 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking is kept well below 0 dB.

shows the load regulation and [图 25](#) shows the transient response for a typical DDR3 configuration. When the regulator is subjected to  $\pm 1.5\text{-A}$  load step and release, the output voltage measurement shows no difference between the dc and ac conditions.




8.2.1.3 Application Curves



### 8.2.2 Design Example 1

This design example describes a 3.3- $V_{IN}$ , DDR2 configuration.



UDG-08028

图 26. 3.3- $V_{IN}$ , DDR2 Configuration

#### 8.2.2.1 Design Parameters

For this design example, use the parameters listed in 表 2.

表 2. Design Example 1 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER	
R1, R2	Resistor	10 kΩ			
R3		100 kΩ			
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata	
C4		1000 pF			
C5		0.1 μF			
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata	
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L		Murata

### 8.2.3 Design Example 2

This design example describes a 3.3- $V_{IN}$ , DDR3 configuration.




图 27. 3.3- $V_{IN}$ , DDR3 Configuration

#### 8.2.3.1 Design Parameters

For this design example, use the parameters listed in 表 3.

表 3. Design Example 2 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

### 8.2.4 Design Example 3

This design example describes a 2.5- $V_{IN}$ , DDR3 configuration.




图 28. 2.5- $V_{IN}$ , DDR3 Configuration

#### 8.2.4.1 Design Parameters

For this design example, use the parameters listed in 表 4.

表 4. Design Example 3 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

### 8.2.5 Design Example 4

This design example describes a 3.3- $V_{IN}$ , LP DDR3 or DDR4 configuration.




图 29. 3.3- $V_{IN}$ , LP DDR3 or DDR4 Configuration

#### 8.2.5.1 Design Parameters

For this design example, use the parameters listed in 表 5.

表 5. Design Example 4 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

### 8.2.6 Design Example 5

This design example describes a 3.3- $V_{IN}$ , DDR3 tracking configuration.




图 30. 3.3- $V_{IN}$ , DDR3 Tracking Configuration

#### 8.2.6.1 Design Parameters

For this design example, use the parameters listed in 表 6.

表 6. Design Example 5 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

### 8.2.7 Design Example 6

This design example describes a  $3.3\text{-}V_{IN}$ , LDO configuration.




图 31.  $3.3\text{-}V_{IN}$ , LDO Configuration

#### 8.2.7.1 Design Parameters

For this design example, use the parameters listed in 表 7.

表 7. Design Example 6 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1	Resistor	10 kΩ		
R2		3.86 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

### 8.2.8 Design Example 7

This design example describes a 3.3- $V_{IN}$ , DDR3 configuration with LPF (low pass filter between VTT and VOSNS).




图 32. 3.3- $V_{IN}$ , DDR3 Configuration with LPF

#### 8.2.8.1 Design Parameters

For this design example, use the parameters listed in 表 8.

表 8. Design Example 7 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
R4 <sup>(1)</sup>				
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C9 <sup>(1)</sup>				

(1) The values of R4 and C9 must be chosen to reduce the parasitic effect of the trace (between VO and the output MLCCs) and the output capacitors (ESR and ESL).



## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply with a range between 2.375 V and 3.5 V. This input supply must be well regulated. TI recommends adding at least one 1- $\mu$ F to 4.7- $\mu$ F ceramic capacitor at the VIN pin.


## 10 Layout

### 10.1 Layout Guidelines

Consider the following points before starting the TPS51200-Q1 layout design.

- Place the input capacitors as close to VDLOIN pin as possible with short and wide connection.
- Place the output capacitor as close to VO pin as possible with short and wide connection. Place a ceramic capacitor with a value of at least 10- $\mu$ F as close to VO pin if the rest of output capacitors need to be placed on the load side.
- Connect the VOSNS pin to the positive node of output capacitors as a separate trace. In DDR VTT application, connect the VO sense trace to DIMM side to ensure the VTT voltage at DIMM side is well regulated.
- Consider adding low-pass filter at VOSNS if the VO sense trace is very long.
- Connect the GND pin and PGND pin to the thermal pad directly.
- The device uses its thermal pad to dissipate heat. In order to effectively remove heat from device package, place numerous ground vias on the thermal pad. Use large ground copper plane, especially the copper plane on surface layer, to pour over those vias on thermal pad.
- Consult the TPS51200EVM User's Guide ([SLUU323](#)) for detailed layout recommendations.

## 10.2 Layout Example



**图 33. TPS51200-Q1 Layout Example**

### 10.3 Thermal Considerations

Because the TPS51200-Q1 device is a linear regulator, the VO current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference between VLDOIN and VO times IO (IO) current becomes the power dissipation as shown in 式 2.

$$P_{DISS\_SRC} = (V_{VLDOIN} - V_{VO}) \times I_{O\_SRC} \tag{2}$$

In this case, if VLDOIN is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VO voltage is applied across the internal LDO regulator, and the power dissipation, PDISS\_SNK can be calculated by 式 3.

$$P_{DISS\_SNK} = V_{VO} \times I_{O\_SNK} \tag{3}$$

Because the device does not sink and source current at the same time and the IO current may vary rapidly with time, the actual power dissipation must be the time average of the above dissipations over the thermal relaxation duration of the system. Another source of power consumption is the current used for the internal current control circuitry from the VIN supply and the VLDOIN supply. This can be estimated as 5 mW or less during normal operating conditions. This power must be effectively dissipated from the package.

Maximum power dissipation allowed by the package is calculated by 式 4.


$$P_{PKG} = (T_{J(MAX)} - T_{A(MAX)}) / R_{\theta JA}$$

$$P_{PKG} = \frac{T_{J(max)} \times T_{A(max)}}{R_{\theta JA}}$$

where


- TJ(MAX) is 125°C
  - TA(MAX) is the maximum ambient temperature in the system
  - RθJA is the thermal resistance from junction to ambient
- (4)

The thermal performance of an LDO depends on the printed circuit board (PCB) layout. The TPS51200-Q1 device is housed in a thermally-enhanced package that has an exposed die pad underneath the body. For improved thermal performance, this die pad must be attached to ground via thermal land on the PCB. This ground trace acts as a both a heatsink and heatspreader. The typical thermal resistance, RθJA, 52.06°C/W, is achieved based on a land pattern of 3 mm × 1,9 mm with four vias (0,33-mm via diameter, the standard thermal via size) without air flow (see 图 34).



UDG-08018

**图 34. Recommend Land Pad Pattern for TPS51200-Q1**

**Thermal Considerations (continued)**

**☒ 35. Package Thermal Measurement**

To further improve the thermal performance of this device, using a larger than recommended thermal land as well as increasing the number of vias helps lower the thermal resistance from junction to thermal pad. The typical thermal resistance from junction to thermal pad,  $R_{\theta JP}$ , is  $10.24^{\circ}\text{C}/\text{W}$  (based on the recommend land pad and four standard thermal vias).

## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

### 11.2 ドキュメントのサポート

#### 11.2.1 関連資料

関連資料については、以下を参照してください。

『TPS51200-EVMユーザー・ガイド』、[SLVUAI323](#)

#### 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#)のデバイス・プロダクト・フォルダを参照してください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 11.5 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

#### 11.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51200QDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	PSNQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS51200-Q1 :**

- Catalog : [TPS51200](#)

- Enhanced Product : [TPS51200-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51200QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51200QDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0

## GENERIC PACKAGE VIEW

**DRC 10**

**VSON - 1 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226193/A



# EXAMPLE BOARD LAYOUT

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022, Texas Instruments Incorporated