

# TPS54618-Q1 車載用 2.95V~6V、6A、2MHz 同期整流降圧コンバータ

## 1 特長

- 車載アプリケーション用に認定済み
- 以下の結果で AEC Q-100 認定済み
  - デバイス温度グレード 1:動作時周囲温度範囲 -40°C~+125°C
  - デバイスHBM ESD分類レベルH2
  - デバイスCDM ESD分類レベルC4B
- 2つの 12mΩ (標準値) MOSFET により 6A の負荷で高効率を実現
- 300kHz~2MHz のスイッチング周波数
- -40°C~+150°Cの温度範囲全体で 0.8V ±1% の基準電圧
- 外部クロックに同期
- 調整可能なスロー・スタートとシーケンシング
- UV および OV のパワー・グッド出力
- 熱的に強化された 3mm x 3mm の 16 ピン WQFN パッケージ
- **WEBENCH® Power Designer** により、TPS54618-Q1 を使用するカスタム設計を作成

## 2 アプリケーション

- 車載用ヘッド・ユニット
- 車載用インストルメント・クラスタ
- 車載用 ADAS カメラ

## 3 概要

TPS54618-Q1 デバイスは、2つの MOSFET を内蔵したフル機能の 6V、6A 同期整流降圧型電流モード・コンバータです。

TPS54618-Q1 は、MOSFET を内蔵し、電流モード制御の実装により外付け部品数が少なく、スイッチング周波数が最大 2MHz と高いためインダクタのサイズを小さくでき、熱的に強化された小型 (3mm x 3mm) WQFN パッケージにより IC のフットプリントを最小化できるため、小型の設計を実現できます。

TPS54618-Q1 は、温度範囲全体で±1% の正確な基準電圧 (VREF) により、各種の負荷について正確なレギュレーションを行います。


内蔵の 12mΩ MOSFET と 515μA (標準値) の消費電流により、効率を最大化できます。イネーブル・ピンを使用してシャットダウン・モードに移行すると、シャットダウン時の消費電流を 5.5μA に低減できます。

### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
TPS54618-Q1	WQFN (16)	3.00mmx3.00mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

概略回路図



効率と出力電流との関係



## 目次

1	特長	1	8.4	Device Functional Modes	20
2	アプリケーション	1	9	<b>Application and Implementation</b>	24
3	概要	1	9.1	Application Information	24
4	改訂履歴	2	9.2	Typical Application	24
5	概要 (続き)	3	10	<b>Power Supply Recommendations</b>	32
6	<b>Pin Configuration and Functions</b>	4	11	<b>Layout</b>	32
7	<b>Specifications</b>	5	11.1	Layout Guidelines	32
7.1	Absolute Maximum Ratings	5	11.2	Layout Example	33
7.2	ESD Ratings	5	11.3	Power Dissipation Estimate	33
7.3	Recommended Operating Conditions	5	12	デバイスおよびドキュメントのサポート	35
7.4	Thermal Information	5	12.1	デバイス・サポート	35
7.5	Electrical Characteristics	6	12.2	ドキュメントの更新通知を受け取る方法	35
7.6	Timing Requirements	7	12.3	コミュニティ・リソース	35
7.7	Typical Characteristics	8	12.4	商標	35
8	<b>Detailed Description</b>	12	12.5	静電気放電に関する注意事項	35
8.1	Overview	12	12.6	Glossary	35
8.2	Functional Block Diagram	13	13	メカニカル、パッケージ、および注文情報	36
8.3	Feature Description	13			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


<b>Revision D (January 2016) から Revision E に変更</b>		<b>Page</b>
•	編集上の変更のみ、技術的な改訂なし、WEBENCH へのリンクを追加	3
<b>Revision C (December 2013) から Revision D に変更</b>		<b>Page</b>
•	「ESD 定格」表、機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	3
<b>Revision B (November 2013) から Revision C に変更</b>		<b>Page</b>
•	データシートのタイトル 変更	1
•	Revised the RT/CLK voltage maximum value from 3.3 V to 4.0 V in <i>Absolute Maximum Ratings</i>	5
<b>Revision A (September 2013) から Revision B に変更</b>		<b>Page</b>
•	Revised all thermal data	5
<b>2013年8月発行のものから更新</b>		<b>Page</b>
•	Revised the EN voltage maximum value from 3.3 V to 4.0 V in <i>Absolute Maximum Ratings</i>	5
•	Changed graph title from <i>Switching Frequency vs RT Resistance</i> to <i>Switching Frequency vs Vsense</i>	8
•	Changed first equation for <i>Constant Switching Frequency and Timing Resistor</i>	18
•	Changed second equation for <i>Constant Switching Frequency and Timing Resistor</i>	18

## 5 概要（続き）

低電圧誤動作防止は内部で2.6Vに設定されていますが、イネーブル・ピンの抵抗回路でスレッショルドをプログラムすることにより、さらに高い電圧に設定できます。出力電圧のスタートアップ・ランプは、スロースタート・ピンにより制御されます。出力が公称電圧の 93%～107% の範囲内にあるとき、オープン・ドレインのパワー・グッド信号で示されます。

周波数のフォールドバックとサーマル・シャットダウンにより、過電流時にデバイスが保護されます。

## 6 Pin Configuration and Functions



### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
AGND	5	G	Analog ground should be electrically connected to GND close to the device.
BOOT	13	I	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
COMP	7	O	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	15	I	Enable pin, internal pullup current source. Pull below 1.2 V to disable. Float to enable. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
GND	3	G	Power ground. This pin should be electrically connected directly to the power pad under the device.
	4		
PH	10	O	The source of the internal high-side power MOSFET, and drain of the internal low-side (synchronous) rectifier MOSFET.
	11		
	12		
PWRGD	14	O	An open-drain output, asserts low if output voltage is low due to thermal shutdown, overcurrent, over/undervoltage or EN shut down.
RT/CLK	8	I/O	Resistor timing or external clock input pin
SS/TR	9	I/O	Slow-start and tracking. An external capacitor connected to this pin sets the output voltage rise time. This pin can also be used for tracking.
VIN	1	I	Input supply voltage, 2.95 V to 6 V
	2		
	16		
VSENSE	6	I	Inverting node of the transconductance (gm) error amplifier
Thermal Pad	—	G	GND pin should be connected to the exposed power pad for proper operation. This power pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.

(1) I = Input, O = Output, G = Ground

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	PWRGD, VIN	-0.3	7	V
	EN, RT/CLK	-0.3	4	
	COMP, SS, VSENSE	-0.3	3	
	BOOT		V <sub>PH</sub> + 7	
Output voltage	BOOT-PH		7	V
	PH	-0.6	7	
	PH (10-ns transient)	-2	10	
Source current	EN, RT/CLK		100	μA
Sink current	COMP, SS		100	μA
	PWRGD		10	mA
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per AEC Q100-011	±750

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>VIN</sub>	Input voltage	3	6	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)(2)</sup>		TPS54618-Q1	UNIT
		RTE (WQFN)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	44.38	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	46.09	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	15.96	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.69	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	15.91	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.55	°C/W

(1) Unless otherwise specified, metrics listed in this table refer to JEDEC high-K board measurements

(2) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

 at  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 2.95$  to  $6\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (VIN PIN)</b>					
Operating input voltage		2.95		6	V
Internal undervoltage lockout threshold	VIN UVLO STOP		2.28	2.5	V
	VIN UVLO START		2.45	2.6	
Shutdown supply current	EN = 0 V, $25^{\circ}\text{C}$ , $2.95\text{ V} \leq V_{IN} \leq 6\text{ V}$		5.5	15	$\mu\text{A}$
Quiescent current, $I_q$	VSENSE = 0.9 V, $V_{IN} = 5\text{ V}$ , $25^{\circ}\text{C}$ , $R_T = 400\text{ k}\Omega$		515	650	$\mu\text{A}$
<b>ENABLE AND UVLO (EN PIN)</b>					
Enable threshold	Rising		1.25		V
	Falling		1.18		
Input current	Enable threshold + 50 mV		-3.5		$\mu\text{A}$
	Enable threshold - 50 mV		-1.9		
<b>VOLTAGE REFERENCE (VSENSE PIN)</b>					
Voltage reference	$2.95\text{ V} \leq V_{IN} \leq 6\text{ V}$ , $-40^{\circ}\text{C} < T_J < 150^{\circ}\text{C}$	0.791	0.799	0.807	V
<b>MOSFET</b>					
High-side switch resistance	BOOT-PH = 5 V		12	25	$\text{m}\Omega$
	BOOT-PH = 2.95 V		16	33	
Low-side switch resistance	VIN = 5 V		13	25	$\text{m}\Omega$
	VIN = 2.95 V		17	33	
<b>ERROR AMPLIFIER</b>					
Input current			2		nA
Error amplifier transconductance (gm)	$-2\text{ }\mu\text{A} < I_{(\text{COMP})} < 2\text{ }\mu\text{A}$ , $V_{(\text{COMP})} = 1\text{ V}$		245		$\mu\text{mhos}$
Error amplifier transconductance (gm) during slow-start	$-2\text{ }\mu\text{A} < I_{(\text{COMP})} < 2\text{ }\mu\text{A}$ , $V_{(\text{COMP})} = 1\text{ V}$ , $V_{\text{sense}} = 0.4\text{ V}$		79		$\mu\text{mhos}$
Error amplifier source/sink	$V_{(\text{COMP})} = 1\text{ V}$ , 100-mV overdrive		$\pm 20$		$\mu\text{A}$
COMP to Iswitch gm			25		A/V
<b>CURRENT LIMIT</b>					
Current limit threshold	VIN = 6 V, $25^{\circ}\text{C} < T_J < 150^{\circ}\text{C}$	7.46	10.6	15.3	A
	VIN = 2.95 V, $25^{\circ}\text{C} < T_J < 150^{\circ}\text{C}$	7.68	10.2	13.5	
<b>THERMAL SHUTDOWN</b>					
Thermal shutdown			168		$^{\circ}\text{C}$
Hysteresis			20		$^{\circ}\text{C}$
<b>BOOT (BOOT PIN)</b>					
BOOT charge resistance	VIN = 5 V		16		$\Omega$
BOOT-PH UVLO	VIN = 2.95 V		2.1		V
<b>SLOW-START AND TRACKING (SS/TR PIN)</b>					
Charge current	$V_{(\text{SS/TR})} = 0.4\text{ V}$		2		$\mu\text{A}$
SS/TR to VSENSE matching	$V_{(\text{SS/TR})} = 0.4\text{ V}$		54		mV
SS/TR to reference crossover	98% normal		1.1		V
SS/TR discharge voltage (Overload)	VSENSE = 0 V		61		mV
SS/TR discharge current (Overload)	VSENSE = 0 V, $V_{(\text{SS/TR})} = 0.4\text{ V}$		350		$\mu\text{A}$
SS discharge current (UVLO, EN, Thermal fault)	VIN = 5 V, $V_{(\text{SS})} = 0.5\text{ V}$		1.9		mA

## Electrical Characteristics (continued)

at  $T_j = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 2.95$  to  $6\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER GOOD (PWRGD PIN)</b>					
VSENSE threshold	VSENSE falling (Fault)		91%		V <sub>re</sub>
	VSENSE rising (Good)		93%		
	VSENSE rising (Fault)		109%		
	VSENSE falling (Good)		107%		
Hysteresis	VSENSE falling		2%		V <sub>ref</sub>
Output high leakage	VSENSE = V <sub>REF</sub> , V <sub>(PWRGD)</sub> = 5.5 V		7		nA
ON-resistance			56	100	Ω
Output low	I <sub>(PWRGD)</sub> = 3 mA		0.2	0.3	V
Minimum V <sub>IN</sub> for valid output	V <sub>(PWRGD)</sub> < 0.5 V at 100 μA		0.65	1.5	V

## 7.6 Timing Requirements

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
<b>TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)</b>					
Switching frequency range using RT mode		200		2000	kHz
Switching frequency	R <sub>t</sub> = 400 kΩ	400	500	600	kHz
Switching frequency range using CLK mode		300		2000	kHz
Minimum CLK pulse width		75			ns
RT/CLK voltage	R <sub>(RT/CLK)</sub> = 400 kΩ		0.5		V
RT/CLK high threshold			1.6	2.2	V
RT/CLK low threshold		0.4	0.6		V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		90		ns
PLL lock in time	Measure at 500 kHz		42		μs
<b>PH (PH PIN)</b>					
Minimum ON-time	Measured at 50% points on PH, I <sub>OUT</sub> = 3 A		75		ns
	Measured at 50% points on PH, V <sub>IN</sub> = 6 V, I <sub>OUT</sub> = 0 A		120		
Minimum OFF-time	Prior to skipping off pulses, BOOT-PH = 2.95 V, I <sub>OUT</sub> = 3 A		60		ns
Rise time	V <sub>IN</sub> = 6 V, 6 A		2.25		V/ns
Fall time	V <sub>IN</sub> = 6 V, 6 A		2		

## 7.7 Typical Characteristics




Figure 1. High-Side and Low-Side ON-Resistance vs Junction Temperature




Figure 2. Switching Frequency vs Junction Temperature




Figure 3. High-Side Current Limit vs Junction Temperature




Figure 4. Voltage Reference vs Junction Temperature




Figure 5. Switching Frequency vs RT Resistance Low Frequency Range




Figure 6. Switching Frequency vs Vsense



Typical Characteristics (continued)




Figure 7. Transconductance vs Junction Temperature




Figure 8. Transconductance (Soft-Start) vs Junction Temperature




Figure 9. Enable Pin Voltage vs Junction Temperature




Figure 10. EN Pin Current vs Junction Temperature




Figure 11. EN Pin Current vs Junction Temperature




Figure 12. Charge Current vs Junction Temperature

Typical Characteristics (continued)




Figure 13. Input Voltage vs Junction Temperature




Figure 14. Shutdown Supply Current vs Junction Temperature




Figure 15. Shutdown Supply Current vs Input Voltage




Figure 16. Supply Current vs Junction Temperature




Figure 17. Supply Current vs Input Voltage




Figure 18. PWRGD Threshold vs Junction Temperature

Typical Characteristics (continued)




Figure 19. PWRGD ON-Resistance vs Junction Temperature




Figure 20. SS/TR to VSENSE Offset vs Junction Temperature




Figure 21. Efficiency vs Load Current




Figure 22. Efficiency vs Load Current




Figure 23. Efficiency vs Load Current




Figure 24. Efficiency vs Load Current

## 8 Detailed Description

### 8.1 Overview

The TPS54618-Q1 is a 6-V, 6-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency range of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54618-Q1 has a typical default start up voltage of 2.45 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54618-Q1 is typically 515  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is less than 5.5  $\mu$ A.

The integrated 12-m $\Omega$  MOSFETs allow for high efficiency power supply designs with continuous output currents up to 6 A.

The TPS54618-Q1 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54618-Q1 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.799-V reference.


The TPS54618-Q1 has a power good comparator (PWRGD) with 2% hysteresis.

The TPS54618-Q1 minimizes excessive output overvoltage transients by taking advantage of the overvoltage power good comparator. When the regulated output voltage is greater than 109% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 107%.

The SS/TR (slow-start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow-start. The SS/TR pin is discharged before the output power up to ensure a repeatable restart after an overtemperature fault, UVLO fault or disabled condition.

The use of a frequency fold-back circuit reduces the switching frequency during start-up and over current fault conditions to help limit the inductor current.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Fixed Frequency PWM Control

The TPS54618-Q1 uses an adjustable, fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and also implements a minimum clamp for improved transient response performance.

### 8.3.2 Slope Compensation and Output Current

The TPS54618-Q1 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty cycle range.

### 8.3.3 Bootstrap Voltage (Boot) and Low Dropout Operation

The TPS54618-Q1 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1  $\mu\text{F}$ . A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

### Feature Description (continued)

To improve dropout, the TPS54618-Q1 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.2 V. The high-side MOSFET is turned off using an UVLO circuit, allowing for the low-side MOSFET to conduct when the voltage from BOOT to PH drops below 2.2 V. Because the supply current sourced from the BOOT pin is very low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is very high.

#### 8.3.4 Error Amplifier

The TPS54618-Q1 has a transconductance amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.799-V voltage reference. The transconductance of the error amplifier is 245  $\mu\text{A/V}$  during normal operation. When the voltage of VSENSE pin is below 0.799 V and the device is regulating using the SS/TR voltage, the gm is typically greater than 79  $\mu\text{A/V}$ , but less than 245  $\mu\text{A/V}$ . The frequency compensation components are placed between the COMP pin and ground.

#### 8.3.5 Voltage Reference

The voltage reference system produces a precise  $\pm 1\%$  voltage reference over temperature by scaling the output of a temperature-stable bandgap circuit. The bandgap and scaling circuits produce 0.799 V at the noninverting input of the error amplifier.

#### 8.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. TI recommends using divider resistors with 1% tolerance or better. Start with 100 k $\Omega$  for the R1 resistor and use Equation 1 to calculate R2. To improve efficiency at very light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R2 = R1 \times \left( \frac{0.799 \text{ V}}{V_o - 0.799 \text{ V}} \right) \tag{1}$$




Figure 25. Voltage Divider Circuit

## Feature Description (continued)

### 8.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54618-Q1 is disabled when the VIN pin voltage falls below 2.28 V. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in Figure 26 to adjust the input voltage UVLO by using two external resistors. TI recommends using the EN resistors to set the UVLO falling threshold ( $V_{STOP}$ ) above 2.6 V. The rising threshold ( $V_{START}$ ) should be set to provide enough hysteresis to allow for any input supply variations. The EN pin has an internal pullup current source that provides the default condition of the TPS54618-Q1 operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 1.6  $\mu\text{A}$  of hysteresis is added. When the EN pin is pulled below 1.18 V, the 1.6  $\mu\text{A}$  is removed. This additional current facilitates input voltage hysteresis.




Figure 26. Adjustable Undervoltage Lockout

$$R1 = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)}$$

where

- R1 and R2 are in  $\Omega$
  - $I_h = 1.6 \mu\text{A}$
  - $I_p = 1.9 \mu\text{A}$
  - $V_{ENRISING} = 1.25 \text{ V}$
  - $V_{ENFALLING} = 1.18 \text{ V}$
- (3)

### 8.3.8 Soft-Start Pin

The TPS54618-Q1 regulates to the lower of the SS/TR pin and the internal reference voltage. A capacitor on the SS/TR pin to ground implements a slow-start time. The TPS54618-Q1 has an internal pullup current source of 2  $\mu\text{A}$ , which charges the external slow-start capacitor. Equation 4 calculates the required slow-start capacitor value.

### Feature Description (continued)

$$C_{ss}(nF) = \frac{T_{ss}(mS) \times I_{ss}(\mu A)}{V_{ref}(V)}$$

where

- T<sub>ss</sub> is the desired slow-start time in ms
- I<sub>ss</sub> is the internal slow-start charging current of 2 μA
- V<sub>ref</sub> is the internal voltage reference of 0.799 V

(4)

If, during normal operation, the V<sub>IN</sub> goes below the UVLO, the EN pin pulls below 1.2 V, or a thermal shutdown event occurs, the TPS54618-Q1 stops switching. When the V<sub>IN</sub> goes above UVLO, EN is released or pulled high, or a thermal shutdown is exited, then SS/TR is discharged to below 40 mV before reinitiating a powering-up sequence. The V<sub>SENSE</sub> voltage follows the SS/TR pin voltage with a 54-mV offset up to 85% of the internal voltage reference. When the SS/TR voltage is greater than 85% on the internal reference voltage the offset increases as the effective system reference transitions from the SS/TR voltage to the internal voltage reference.

### 8.3.9 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins. The sequential method can be implemented using an open-drain or collector output of a power on reset pin of another device. Figure 27 shows the sequential method. The power good is coupled to the EN pin on the TPS54618-Q1 which enables the second power supply once the primary supply reaches regulation.

Ratio-metric start-up can be accomplished by connecting the SS/TR pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow-start time, the pullup current source must be doubled in Equation 4. The ratio-metric method is shown in Figure 29.




Figure 27. Sequential Start-Up Sequence




Figure 28. Sequential Start-Up Using EN and PWRGD



Feature Description (continued)




Figure 29. Schematic for Ratio-Metric Start-Up Sequence




Figure 30. Ratio-Metric Start-Up

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in [Figure 31](#) to the output of the power supply that needs to be tracked or another voltage reference source. Using [Equation 5](#) and [Equation 6](#), the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. [Equation 7](#) is the voltage difference between Vout1 and Vout2. The  $\Delta V$  variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset ( $V_{ssoffset}$ ) in the slow-start circuit and the offset created by the pullup current source ( $I_{ss}$ ) and tracking resistors, the  $V_{ssoffset}$  and  $I_{ss}$  are included as variables in the equations. To design a ratio-metric start-up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in [Equation 5](#) through [Equation 7](#) for  $\Delta V$ . [Equation 7](#) results in a positive number for applications which the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved. Because the SS/TR pin must be pulled below 40 mV before starting after an EN, UVLO or thermal shutdown fault, careful selection of the tracking resistors is needed to ensure the device restarts after a fault. Make sure the calculated R1 value from [Equation 5](#) is greater than the value calculated in [Equation 8](#) to ensure the device can recover from a fault. As the SS/TR voltage becomes more than 85% of the nominal reference voltage the  $V_{ssoffset}$  becomes larger as the slow-start circuits gradually handoff the regulation to the internal voltage reference. The SS/TR pin voltage needs to be greater than 1.1 V for a complete handoff to the internal voltage reference as shown in [Figure 30](#).


**Feature Description (continued)**

$$R1 = \frac{V_{out2} + \Delta V}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \tag{5}$$


$$R2 = \frac{V_{ref} \times R1}{V_{out2} + \Delta V - V_{ref}} \tag{6}$$

$$\Delta V = V_{out1} - V_{out2} \tag{7}$$

$$R1 > 2930 \times V_{out1} - 145 \times \Delta V \tag{8}$$



**Figure 31. Ratio-Metric and Simultaneous Start-Up Sequence**



**Figure 32. Ratio-Metric Start-Up Using Coupled SS/TR Pins**

**8.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)**

The switching frequency of the TPS54618-Q1 is adjustable over a wide range from 300 kHz to 2000 kHz by placing a maximum of 700 kΩ and minimum of 85 kΩ, respectively, on the RT/CLK pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in Equation 9 or Equation 10.

$$RT(k\Omega) = \frac{235892}{f_{sw}(kHz)^{1.027}} \tag{9}$$

$$f_{sw}(kHz) = \frac{171032}{RT(k\Omega)^{0.974}} \tag{10}$$

To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage, and minimum controllable ON-time should be considered.

The minimum controllable ON-time is typically 75 ns at full current load and 120 ns at no load, and limits the maximum operating input voltage or output voltage.

## Feature Description (continued)

### 8.3.11 Overcurrent Protection

The TPS54618-Q1 implements a cycle-by-cycle current limit. During each switching cycle the high-side switch current is compared to the voltage on the COMP pin. When the instantaneous switch current intersects the COMP voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit.

### 8.3.12 Frequency Shift

To operate at high switching frequencies and provide protection during overcurrent conditions, the TPS54618-Q1 implements a frequency shift. If frequency shift was not implemented, during an overcurrent condition the low-side MOSFET may not be turned off long enough to reduce the current in the inductor, causing a current runaway. With frequency shift, during an overcurrent condition the switching frequency is reduced from 100%, then 50%, then 25%, as the voltage decreases from 0.799 V on VSENSE pin to 0 V on VSENSE pin to allow the low-side MOSFET to be off long enough to decrease the current in the inductor. During start-up, the switching frequency increases as the voltage on VSENSE increases from 0 to 0.799 V.

### 8.3.13 Reverse Overcurrent Protection

The TPS54618-Q1 implements low-side current protection by detecting the voltage across the low-side MOSFET. When the converter sinks current through its low-side FET, the control circuit turns off the low-side MOSFET if the reverse current is typically more than 4.5 A. By implementing this additional protection scheme, the converter is able to protect itself from excessive current during power cycling and start-up into prebiased outputs.

### 8.3.14 Synchronize Using the RT/CLK Pin

The RT/CLK pin is used to synchronize the converter to an external system clock. See Figure 33. To implement the synchronization feature in a system, connect a square wave to the RT/CLK pin with an ON-time of at least 75 ns. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to the frequency set by the resistor. The square wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V typically. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of the PH is synchronized to the falling edge of RT/CLK pin.




Figure 33. Synchronizing to a System Clock




Figure 34. Plot of Synchronizing to System Clock

## Feature Description (continued)

### 8.3.15 Power Good (PWRGD Pin)

The PWRGD pin output is an open-drain MOSFET. The output is pulled low when the VSENSE voltage enters the fault condition by falling below 91% or rising above 109% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 93% or falls below 107% of the internal voltage reference, the PWRGD output MOSFET is turned off. TI recommends using a pullup resistor between the values of 1 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 6 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 1.5 V.

### 8.3.16 Overvoltage Transient Protection

The TPS54618-Q1 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold, the high-side MOSFET is allowed to turn on the next clock cycle.

### 8.3.17 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 168°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 150°C, the device reinitiates the power-up sequence by discharging the SS pin to below 40 mV. The thermal shutdown hysteresis is 20°C.

## 8.4 Device Functional Modes

### 8.4.1 Simple Small Signal Model for Peak Current Mode Control

Figure 35 shows an equivalent model for the TPS54618-Q1 control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm of 245  $\mu\text{A/V}$ . The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R0 and capacitor Co model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the R<sub>L</sub> with a current source with the appropriate load step amplitude and step rate in a time domain analysis.

Device Functional Modes (continued)





Figure 35. Small Signal Model for Loop Response

Figure 35 is a simple, small-signal model that can be used to understand how to design the frequency compensation. The TPS54618-Q1 power stage can be approximated to a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 11 and consists of a DC gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 35) is the power stage transconductance. The gm for the TPS54618-Q1 is 25 A/V. The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 12. As the load current increases and decreases, the low frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current. The combined effect is highlighted by the dashed line in the right half of Figure 37. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.



Copyright © 2016, Texas Instruments Incorporated

Figure 36. Small Signal Model for Peak Current Mode Control




Figure 37. Frequency Response Model for Peak Current Mode Control

**Device Functional Modes (continued)**

$$\frac{v_o}{v_c} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)} \tag{11}$$


$$A_{dc} = g_{m_{ps}} \times R_L \tag{12}$$

$$f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi} \tag{13}$$

$$f_z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \tag{14}$$

**8.4.2 Small Signal Model for Frequency Compensation**

The TPS54618-Q1 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in Figure 38. The Type 2 circuits are most likely implemented in high-bandwidth power supply designs using low ESR output capacitors. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.



**Figure 38. Types of Frequency Compensation**

## Device Functional Modes (continued)

The design guidelines for TPS54618-Q1 loop compensation are as follows:

- The modulator pole,  $f_{p\text{ mod}}$ , and the esr zero,  $f_{z1}$ , must be calculated using [Equation 15](#) and [Equation 16](#). Derating the output capacitor ( $C_{\text{OUT}}$ ) may be needed if the output voltage is a high percentage of the capacitor rating. Use the capacitor manufacturer information to derate the capacitor value. Use [Equation 17](#) and [Equation 18](#) to estimate a starting point for the crossover frequency,  $f_c$ . [Equation 17](#) is the geometric mean of the modulator pole and the esr zero and [Equation 18](#) is the mean of modulator pole and the switching frequency. Use the lower value of [Equation 17](#) or [Equation 18](#) as the maximum crossover frequency.

$$f_{p\text{ mod}} = \frac{I_{\text{out max}}}{2\pi \times V_{\text{out}} \times C_{\text{out}}} \quad (15)$$

$$f_{z\text{ mod}} = \frac{1}{2\pi \times R_{\text{esr}} \times C_{\text{out}}} \quad (16)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times f_{z\text{ mod}}} \quad (17)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times \frac{f_{\text{sw}}}{2}} \quad (18)$$

- $R_3$  can be determined by [Equation 19](#):

$$R_3 = \frac{2\pi \times f_c \times V_o \times C_{\text{OUT}}}{g_{m_{\text{ea}}} \times V_{\text{ref}} \times g_{m_{\text{ps}}}}$$

where

- the  $g_{m_{\text{ea}}}$  amplifier gain (245  $\mu\text{A/V}$ )
  - $g_{m_{\text{ps}}}$  is the power stage gain (25  $\text{A/V}$ )
- (19)

- Place a compensation zero at the dominant pole:

$$f_p = \frac{1}{C_{\text{OUT}} \times R_L \times 2\pi}$$

$C_1$  can be determined by [Equation 20](#):

$$C_1 = \frac{R_L \times C_{\text{OUT}}}{R_3} \quad (20)$$

- $C_2$  is optional. It can be used to cancel the zero from the ESR of  $C_{\text{OUT}}$ .

$$C_2 = \frac{R_{\text{esr}} \times C_{\text{OUT}}}{R_3} \quad (21)$$

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

This design example describes a high-frequency switching regulator design using ceramic output capacitors. This design is available as the [HPA606](#) evaluation module (EVM).

### 9.2 Typical Application

This section details a high-frequency, 1.8-V output power supply design application with adjusted UVLO.




Figure 39. Typical Application Schematic TPS54618-Q1

#### 9.2.1 Design Requirements

The design parameters for the TPS54618-Q1 are listed in [Table 1](#).

Table 1. Design Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage	3	3.3	6	V
$V_{OUT}$	Output voltage		1.8		V
$\Delta V_{OUT}$	Transient response	1.5-A to 4.5-A load step		4%	
$I_{OUT(max)}$	Maximum output current			6	A
$V_{OUT(ripple)}$	Output voltage ripple			30	mV <sub>P-P</sub>
$f_{SW}$	Switching frequency		1000		kHz

#### 9.2.2 Detailed Design Procedure

##### 9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS54618-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.



In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 9.2.2.2 Step One: Select the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, you want to choose the highest switching frequency possible because this produces the smallest solution size. The high-switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the the performance of the converter. The converter is capable of running from 300 kHz to 2 MHz. Unless a small solution size is an ultimate goal, a moderate switching frequency of 1 MHz is selected to achieve both a small solution size and a high-efficiency operation. Using Equation 9, R4 is calculated to be 180 kΩ. A standard 1% 182-kΩ value was chosen in the design.

### 9.2.2.3 Step Two: Select the Output Inductor

The inductor selected works for the entire TPS54618-Q1 input voltage range. To calculate the value of the output inductor, use Equation 22.  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however,  $K_{IND}$  is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use  $K_{IND} = 0.3$  and the inductor value is calculated to be 0.7 μH. For this design, a nearest standard value was chosen: 0.75 μH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 24 and Equation 25.

For this design, the RMS inductor current is 6.01 A and the peak inductor current is 6.84 A. The chosen inductor is a Toko FDV0630-R75M. It has a saturation current rating of 10 A and a RMS current rating of 8.9 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (22)$$

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (23)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \times \left( \frac{V_o \times (V_{inmax} - V_o)}{V_{inmax} \times L1 \times f_{sw}} \right)^2} \quad (24)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (25)$$

### 9.2.2.4 Step Three: Choose the Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 26 shows the minimum output capacitance necessary to accomplish this.

For this example, the transient load response is specified as a 3% change in  $V_{out}$  for a load step from 1.5 A (25% load) to 4.5 A (75% load). For this example,  $\Delta I_{out} = 4.5 - 1.5 = 3.0$  A and  $\Delta V_{out} = 0.04 \times 1.8 = 0.072$  V. Using these numbers gives a minimum capacitance of 83  $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 27 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{sw}$  is the switching frequency,  $V_{ripple}$  is the maximum allowable output voltage ripple, and  $I_{ripple}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, Equation 27 yields 7  $\mu$ F.

$$C_o > \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}} \quad (26)$$

$$C_o > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{ripple}}{I_{ripple}}}$$

where

- $\Delta I_{out}$  is the change in output current,
  - $f_{sw}$  is the regulators switching frequency
  - and  $\Delta V_{out}$  is the allowable change in the output voltage.
- (27)

Equation 28 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 28 indicates the ESR should be less than 18 m $\Omega$ . In this case, the ESR of the ceramic capacitor is much less than 18 m $\Omega$ .

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, five 22- $\mu$ F, 10-V X5R ceramic capacitors with 3 m $\Omega$  of ESR are used. The estimated capacitance after derating by a factor 0.75 is 82.5  $\mu$ F.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 29 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 29 yields 520 mA.

$$Resr < \frac{V_{ripple}}{I_{ripple}} \quad (28)$$

$$I_{\text{corms}} = \frac{V_{\text{out}} \times (V_{\text{inmax}} - V_{\text{out}})}{\sqrt{12} \times V_{\text{inmax}} \times L1 \times f_{\text{sw}}} \quad (29)$$

### 9.2.2.5 Step Four: Select the Input Capacitor

The TPS54618-Q1 requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10  $\mu\text{F}$  of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54618-Q1. The input ripple current can be calculated using [Equation 30](#).

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10-V voltage rating is required to support the maximum input voltage. For this example, two 10- $\mu\text{F}$  and one 0.1- $\mu\text{F}$  10-V capacitors in parallel have been selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using [Equation 31](#). Using the design example values ( $I_{\text{outmax}} = 6 \text{ A}$ ,  $C_{\text{in}} = 20 \mu\text{F}$ ,  $F_{\text{sw}} = 1 \text{ MHz}$ ) yields an input voltage ripple of 149 mV and an RMS input ripple current of 2.94 A.

$$I_{\text{cirms}} = I_{\text{out}} \times \sqrt{\frac{V_{\text{out}}}{V_{\text{inmin}}} \times \frac{(V_{\text{inmin}} - V_{\text{out}})}{V_{\text{inmin}}}} \quad (30)$$

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \times 0.25}{C_{\text{in}} \times f_{\text{sw}}} \quad (31)$$

### 9.2.2.6 Step Five: Choose the Soft-Start Capacitor

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54618-Q1 reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow-start capacitor value can be calculated using [Equation 32](#). For the example circuit, the slow-start time is not too critical because the output capacitor value is 110  $\mu\text{F}$  which does not require much current to charge to 1.8 V. The example circuit has the slow-start time set to an arbitrary value of 4 ms which requires a 10-nF capacitor. In TPS54618-Q1,  $I_{\text{ss}}$  is 2.2  $\mu\text{A}$  and  $V_{\text{ref}}$  is 0.799 V.

$$C_{\text{ss}}(\text{nF}) = \frac{T_{\text{ss}}(\text{ms}) \times I_{\text{ss}}(\mu\text{A})}{V_{\text{ref}}(\text{V})} \quad (32)$$

### 9.2.2.7 Step Six: Select the Bootstrap Capacitor

A 0.1- $\mu\text{F}$  ceramic capacitor must be connected between the BOOT to PH pin for proper operation. TI recommends using a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

### 9.2.2.8 Step Eight: Select Output Voltage and Feedback Resistors

For the example design, 100 k $\Omega$  was selected for R6. Using [Equation 33](#), R7 is calculated as 80 k $\Omega$ . The nearest standard 1% resistor is 80.6 k $\Omega$ .

$$R7 = \frac{V_{\text{ref}}}{V_{\text{o}} - V_{\text{ref}}} R6 \quad (33)$$

### 9.2.2.8.1 Output Voltage Limitations

Due to the internal design of the TPS54618-Q1, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.799 V. Above 0.799 V, the output voltage may be limited by the minimum controllable ON-time. The minimum output voltage in this case is given by Equation 34.

$$V_{outmin} = \text{Ontimemin} \times F_{smax} \times (V_{inmax} - I_{outmin} \times R_{DSmin}) - I_{outmin} \times (R_L + R_{DSmin})$$

where

- $V_{outmin}$  = minimum achievable output voltage
- $\text{Ontimemin}$  = minimum controllable ON-time (75 ns typical, 120 ns no load)
- $F_{smax}$  = maximum switching frequency including tolerance
- $V_{inmax}$  = maximum input voltage
- $I_{outmin}$  = minimum load current
- $R_{DSmin}$  = minimum high-side MOSFET ON-resistance (see [Electrical Characteristics](#))
- $R_L$  = series resistance of output inductor

(34)

There is also a maximum achievable output voltage which is limited by the minimum OFF-time. The maximum output voltage is given by Equation 35.

$$V_{outmax} = V_{in} \times \left( 1 - \frac{\text{Offtimemax}}{t_s} \right) - I_{outmax} \times (R_{DSmax} + R_I) - (0.7 - I_{outmax} \times R_{DSmax}) \times \left( \frac{t_{dead}}{t_s} \right)$$

where

- $V_{outmax}$  = maximum achievable output voltage
- $V_{in}$  = minimum input voltage
- $\text{Offtimemax}$  = maximum OFF-time (90 ns typical for adequate margin)
- $t_s = 1/F_s$
- $I_{outmax}$  = maximum current
- $R_{DSmax}$  = maximum high-side MOSFET ON-resistance (see [Electrical Characteristics](#))
- $R_I$  = DCR of the inductor
- $t_{dead}$  = dead time (60 ns)

(35)

### 9.2.2.9 Step Nine: Select Loop Compensation Components

There are several industry techniques used to compensate DC–DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54618-Q1. Because the slope compensation is ignored, the actual cross over frequency is usually lower than the cross over frequency used in the calculations. Use [SwitcherPro](#) software for a more accurate design.

To get started, the modulator pole,  $f_{pmod}$ , and the esr zero,  $f_{z1}$  must be calculated using Equation 36 and Equation 37. For  $C_{OUT}$ , the derated capacitance value is 82.5  $\mu\text{F}$ . Use Equation 38 and Equation 39 to estimate a starting point for the crossover frequency,  $f_c$ . For the example design,  $f_{pmod}$  is 6.43 kHz and  $f_{zmod}$  is 643 kHz. Equation 38 is the geometric mean of the modulator pole and the esr zero and Equation 39 is the mean of modulator pole and the switching frequency. Equation 38 yields 64.3 kHz and Equation 39 gives 56.7 kHz. The lower value of Equation 38 or Equation 39 is the maximum recommended crossover frequency. For this example, a lower  $f_c$  value of 40 kHz is specified. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole (if needed).

$$f_{p\ mod} = \frac{I_{outmax}}{2\pi \times V_{out} \times C_{out}}$$

(36)

$$f_{z\ mod} = \frac{1}{2\pi \times R_{esr} \times C_{out}}$$

(37)

$$f_c = \sqrt{f_{p \text{ mod}} \times f_{z \text{ mod}}} \quad (38)$$

$$f_c = \sqrt{f_{p \text{ mod}} \times \frac{f_{sw}}{2}} \quad (39)$$

The compensation design takes the following steps:

1. Set up the anticipated crossover frequency. Use [Equation 40](#) to calculate the resistor value of the compensation network. In this example, the anticipated crossover frequency ( $f_c$ ) is 40 kHz. The power stage gain ( $g_{m_{ps}}$ ) is 25 A/V and the error amplifier gain ( $g_{m_{ea}}$ ) is 245  $\mu$ A/V.

$$R3 = \frac{2\pi \times f_c \times V_o \times C_o}{G_m \times V_{ref} \times V_{I_{gm}}} \quad (40)$$

2. Place compensation zero at the pole formed by the load resistor and the output capacitor. The capacitor of the compensation network can be calculated from [Equation 41](#).

$$C4 = \frac{R_o \times C_o}{R3} \quad (41)$$

3. An additional pole can be added to attenuate high-frequency noise. In this application, it is not necessary to add it.

From the previously listed procedures, the compensation network includes a 7.50-k $\Omega$  resistor and a 3300-pF capacitor.

### 9.2.3 Application Curves




Figure 40. Efficiency vs Load Current




Figure 41. Efficiency vs Load Current




Figure 42. Transient Response




Figure 43. Power Up,  $V_{OUT}$ ,  $V_{IN}$




Figure 44. Power Up,  $V_{OUT}$ , EN




Figure 45. Output Ripple




Figure 46. Input Ripple




Figure 47. Closed-Loop Response




Figure 48. Load Regulation vs Load Current




Figure 49. Regulation vs Input Voltage

## 10 Power Supply Recommendations

These devices are designed to operate from an input voltage supply between 2.95 V and 6 V. This supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in [Layout Guidelines](#).

## 11 Layout


### 11.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.

- Minimize the loop area formed by the bypass capacitor connections and the VIN pins. See [Figure 50](#) for a PCB layout example.
- The GND pins and AGND pin should be tied directly to the power pad under the TPS54618-Q1 device. The power pad should be connected to any internal PCB ground planes using multiple vias directly under the device. Additional vias can be used to connect the top-side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top-side ground area along with any additional internal ground planes must provide adequate heat dissipating area.
- Place the input bypass capacitor as close to the device as possible.
- Route the PH pin to the output inductor. Because the PH connection is the switching node, place the output inductor close to the PH pins. Minimize the area of the PCB conductor to prevent excessive capacitive coupling.
- The boot capacitor must also be located close to the device.
- The sensitive analog ground connections for the feedback voltage divider, compensation components, soft-start capacitor and frequency set resistor should be connected to a separate analog ground trace as shown in [Figure 50](#).
- The RT/CLK pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the device and routed with minimal trace lengths.
- The additional external components can be placed approximately as shown. It is possible to obtain acceptable performance with alternate PCB layouts; however, this layout has been shown to produce good results and can be used as a guide.



## 11.2 Layout Example



○ VIA to Ground Plane

Figure 50. PCB Layout Example

## 11.3 Power Dissipation Estimate

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC ( $P_{tot}$ ) includes conduction loss ( $P_{con}$ ), dead time loss ( $P_d$ ), switching loss ( $P_{sw}$ ), gate drive loss ( $P_{gd}$ ), and supply current loss ( $P_q$ ).

$$P_{con} = I_o^2 \times R_{DS\_on\_Temp}$$

where

- $I_o$  is the output current (A).
- $R_{DS\_on\_Temp}$  is the ON-resistance of the high-side MOSFET with given temperature ( $\Omega$ ).

$$P_d = f_{sw} \times I_o \times 0.7 \times 40 \times 10^{-9}$$

where

- $I_o$  is the output current (A).
- $f_{sw}$  is the switching frequency (Hz).

$$P_{sw} = 1/2 \times V_{in} \times I_o \times f_{sw} \times 13 \times 10^{-9}$$

where

- $I_o$  is the output current (A).
- $V_{in}$  is the input voltage (V).
- $f_{sw}$  is the switching frequency (Hz).

**Power Dissipation Estimate (continued)**

$$P_{gd} = 2 \times V_{in} \times f_{sw} \times 10 \times 10^{-9}$$

where

- $V_{in}$  is the input voltage (V).
- $f_{sw}$  is the switching frequency (Hz). (45)

$$P_q = V_{in} \times 515 \times 10^{-6}$$

where

- $V_{in}$  is the input voltage (V). (46)

So

$$P_{tot} = P_{con} + P_d + P_{sw} + P_{gd} + P_q$$

where

- $P_{tot}$  is the total device power dissipation (W). (47)

For given  $T_A$ :

$$T_J = T_A + R_{th} \times P_{tot}$$

where

- $T_A$  is the ambient temperature (°C).
- $T_J$  is the junction temperature (°C).
- $R_{th}$  is the thermal resistance of the package (°C/W). (48)

For given  $T_{Jmax} = 150^\circ\text{C}$ :

$$T_{Amax} = T_{Jmax} - R_{th} \times P_{tot}$$

where

- $P_{tot}$  is the total device power dissipation (W).
- $R_{th}$  is the thermal resistance of the package (°C/W).
- $T_{Jmax}$  is maximum junction temperature (°C).
- $T_{Amax}$  is maximum ambient temperature (°C). (49)

There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 開発サポート

開発サポートについては、以下を参照してください。

- 評価モジュール、TPS54618-Q1 用、同期整流、降圧 SWIFT™ DC/DC コンバータ、[HPA606](#)

#### 12.1.2 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designer により、TPS54618-Q1 デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧( $V_{IN}$ )、出力電圧( $V_{OUT}$ )、出力電流( $I_{OUT}$ )の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、[www.ti.com/WEBENCH](http://www.ti.com/WEBENCH)でご覧になれます。

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.6 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

### 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54618QRTERQ1	OBSOLETE	WQFN	RTE	16		TBD	Call TI	Call TI	-40 to 125	618Q1	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS54618-Q1 :**

- Catalog : [TPS54618](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## GENERIC PACKAGE VIEW

**RTE 16**

**WQFN - 0.8 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225944/A

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated