
**TPS54625** 











JAJSOX3A - AUGUST 2013 - REVISED OCTOBER 2022


# 4.5V~18V 入力、6.5A 同期整流降圧コンバータ

## 1 特長

- 高速過渡応答を可能にする D-CAP2™ モード
- 低出力リップル、セラミック出力コンデンサを使用可能
- 広い V<sub>IN</sub> 入力電圧範囲:4.5V~18V
- 出力電圧範囲:0.76V~5.5V
- 低デューティ・サイクルのアプリケーション に対して最適化された、高効率の内蔵 FET  $-36m\Omega$  (ハイサイド) および  $28m\Omega$  (ローサイド)
- 高効率、シャットダウン時 10µA 未満
- 高い初期バンドギャップ・リファレンス精度
- 調整可能なソフト・スタート
- プリバイアス・ソフト・スタートに対応
- スイッチング周波数 (f<sub>SW</sub>):650kHz
- サイクル毎の過電流制限
- パワー・グッド出力

## 2 アプリケーション


- 幅広い範囲の低電圧システム用アプリケーション
  - デジタル・テレビ用電源
  - 高精細 Blu-ray Disc<sup>™</sup> プレーヤ
  - ネットワーク・ホーム・ターミナル
  - デジタル・セットトップ・ボックス (STB)



## 3 概要

TPS54625 は、適応型オン時間 D-CAP2™ モードに対応 した同期整流降圧コンバータです。このデバイスを採用す ることで、各種機器の電源バス・レギュレータに対して、コ スト効果が高く、部品数の少ない、低スタンバイ電流のソリ ューションを実現できます。

本デバイスの主制御ループは、外部補償部品なしで非常 に高速な過渡応答が得られる D-CAP2™ モード制御を使 用しています。また、低 ESR (等価直列抵抗) の出力コン デンサ (たとえば、POSCAP または SP-CAP) と超低 ESR セラミック・コンデンサの両方をサポートできる独自の 回路も備えています。このデバイスは、4.5V~18V の VIN 入力で動作します。出力電圧は、0.76V~5.5V の範囲で プログラミングできます。また、調整可能なソフト・スタート 時間とパワー・グッド機能も備えています。 TPS54625 は 14 ピンの HTSSOP パッケージで供給され、-40℃~ 85℃の温度範囲で動作するよう設計されています。





## 4 ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2) (3)</sup> ORDERABLE PART NUMBER		PIN	TRANSPORT MEDIA, QUANTITY	
–45°C to 85°C	PowerPAD™	TPS54625PWP	14	Tube	
-45 C t0 65 C	(HTSSOP) – PWP	TPS54625PWPR	14	Tape and Reel	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All package options have Cu NIPDAU lead/ball finish.

## 5 絶対最大定格

自由気流での動作温度範囲内(特に記述のない限り)(1)

			数值	単位
		VIN1, VIN2, EN	-0.3~20	V
		VBST	-0.3~26	V
		VBST (10ns の過渡)	-0.3~28	V
VI	入力電圧範囲	VBST (SW1、SW2 に対して)	-0.3~6.5	V
		VFB、VO、SS、PG	-0.3~6.5	V
		SW1, SW2	-2~20	V
		SW1、SW2 (10ns の過渡)	-3~22	V
V	山上走区效田	VREG5	-0.3~6.5	V
Vo	出力電圧範囲	PGND1、PGND2	-0.3~0.3	V
V <sub>diff</sub>	GND と POWERPAD の	間の電圧	-0.2~0.2	V
ESD レーテ	<b>拉馬与北馬</b>	人体モデル (HBM)	2	kV
イング	静電気放電	デバイス帯電モデル (CDM)	500	V
TJ	動作時接合部温度		-40~150	°C
T <sub>stg</sub>	保存温度		<b>-</b> 55∼150	°C

<sup>(1)</sup> 絶対最大定格を上回るストレスが加わった場合、デバイスに永続的な損傷が発生する可能性があります。これはストレスの定格のみについて示してあり、このデータシートの「推奨動作条件」に示された値と等しい、またはそれを超える条件で本製品が正しく動作することを暗に示すものではありません。絶対最大定格の状態に長時間置くと、本製品の信頼性に影響を与えることがあります。

## **6 THERMAL INFORMATION**

	THERMAL METRIC <sup>(1)</sup>	TPS54625	LIMITO
	I HERMAL METRIC	PWP (14 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	40.5	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	28.7	
$\theta_{JB}$	Junction-to-board thermal resistance	24.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	C/VV
ΨЈВ	Junction-to-board characterization parameter	23.9	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	2.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS54625

## **7 RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	1 3 1	7	MIN	MAX	UNIT
V <sub>IN</sub>	Supply input voltage range		4.5	18	V
		VBST	-0.1	24	
		VBST(10 ns transient)	-0.1	27	
		VBST (vs SW)	-0.1	6.0	
		SS, PG	-0.1	5.7	
VI	Input voltage range	EN	-0.1	18	V
		VO, VFB	-0.1	5.5	
		SW1, SW2	-1.8	18	
		SW1, SW2 (10 ns transient)	-3	21	
		PGND1, PGND2	-0.1	0.1	
Vo	Output voltage range	VREG5	-0.1	5.7	V
Io	Output Current range	I <sub>VREG5</sub>	0	5	mA
R <sub>EN</sub>	Power Good Resistor	·	25	150	kΩ
T <sub>A</sub>	Operating free-air temperatur	re	-40	85	°C
TJ	Operating junction temperatu	re	-40	150	°C

## **8 ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{IN}$  = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I <sub>VIN</sub>	Operating - non-switching supply current	$V_{IN}$ current, $T_A$ = 25°C, EN = 5 V, $V_{VFB}$ = 0.8 V		950	1400	μA
I <sub>VINSDN</sub>	Shutdown supply current	V <sub>IN</sub> current, T <sub>A</sub> = 25°C, EN = 0 V		3.6	10	μΑ
LOGIC T	HRESHOLD				,	
V <sub>ENH</sub>	EN high-level input voltage	EN	1.6			V
V <sub>ENL</sub>	EN low-level input voltage	EN			0.6	V
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V	200	400	800	kΩ
VFB VOL	TAGE AND DISCHARGE RESISTANCE				'	
		T <sub>A</sub> = 25°C, V <sub>O</sub> = 1.05 V, continuous mode	757	765	773	
$V_{VFBTH}$	VFB threshold voltage	$T_A$ = 0°C to 85°C, $V_O$ = 1.05 V, continuous mode (1)	753		777	mV
		$T_A = -40$ °C to 85°C, $V_O = 1.05$ V, continuous mode <sup>(1)</sup>	751		779	
I <sub>VFB</sub>	VFB input current	VFB = 0.8 V, T <sub>A</sub> = 25°C		0	±0.15	μΑ
R <sub>Dischg</sub>	V <sub>O</sub> discharge resistance	V <sub>EN</sub> = 0 V, V <sub>O</sub> = 0.5 V, T <sub>A</sub> = 25°C		100	150	Ω
VREG5 C	OUTPUT				'	
$V_{VREG5}$	VREG5 output voltage	T <sub>A</sub> = 25°C, 6.0 V < V <sub>IN</sub> < 18 V, 0 < I <sub>VREG5</sub> < 5 mA	5.2	5.5	5.7	V
I <sub>VREG5</sub>	Output current	V <sub>IN</sub> = 6 V, V <sub>VREG5</sub> = 4 V, T <sub>A</sub> = 25°C	20			mA
MOSFET					'	
R <sub>dsonh</sub>	High side switch resistance	T <sub>A</sub> = 25°C, V <sub>BST</sub> - V <sub>SW1,2</sub> = 5.5 V		36		mΩ
R <sub>dsonl</sub>	Low side switch resistance	T <sub>A</sub> = 25°C		28		mΩ



## **8 ELECTRICAL CHARACTERISTICS (continued)**


over operating free-air temperature range,  $V_{\text{IN}}$  = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURREN	T LIMIT					
I <sub>ocl</sub>	Current limit	L <sub>OUT</sub> = 1.5 μH <sup>(1)</sup>	7.2	8.2	9.5	Α
THERMA	L SHUTDOWN					
_		Shutdown temperature <sup>(1)</sup>		165		0.0
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis <sup>(1)</sup>		35		°C
ON-TIME	TIMER CONTROL		_			
T <sub>ON</sub>	On time	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V		150		ns
T <sub>OFF(MIN)</sub>	Minimum off time	T <sub>A</sub> = 25°C, V <sub>VFB</sub> = 0.7 V		260	310	ns
SOFT ST	ART					
I <sub>SSC</sub>	SS charge current	V <sub>SS</sub> = 1 V	4.2	6.0	7.8	μA
I <sub>SSD</sub>	SS discharge current	V <sub>SS</sub> = 0.5 V	1.5	3.3		mA
POWER (	GOOD		-		· ·	
,,	DO there also let	V <sub>VFB</sub> rising (good)	85%	90%	95%	
$V_{THPG}$	PG threshold	V <sub>VFB</sub> falling (fault)		85%		
I <sub>PG</sub>	PG sink current	V <sub>PG</sub> = 0.5 V	2.5	5		mA
OUTPUT	UNDERVOLTAGE AND OVERVOLTAGE	PROTECTION				
V <sub>OVP</sub>	Output OVP trip threshold	OVP detect	120%	125%	130%	
T <sub>OVPDEL</sub>	Output OVP prop delay			10		μs
,,	Output IN/D trip through ald	UVP detect	60%	65%	70%	
V <sub>UVP</sub>	Output UVP trip threshold	Hysteresis		10%		
T <sub>UVPDEL</sub>	Output UVP delay			0.25		ms
T <sub>UVPEN</sub>	Output UVP enable delay	Relative to soft-start time		X 1.7		
UVLO		-	1			
.,	10/10/1	Wake up VREG5 voltage	3.45	3.75	4.05	.,
$V_{UVLO}$	UVLO threshold	Hysteresis VREG5 voltage	0.13	0.32	0.48	V

<sup>(1)</sup> Not production tested.

Product Folder Links: TPS54625

## 9 DEVICE INFORMATION



**Pin Functions** 

PIN		DESCRIPTION						
NAME	NUMBER	DESCRIPTION						
VO	1	Connect to output of converter. This pin is used for output discharge function.						
VFB	2	Converter feedback input. Connect with feedback resistor divider.						
VREG5	3	5.5V power supply output. An external capacitor (typical 1uF) should be connected to GND. VREG5 is not active when EN is low.						
SS	4	Soft start control. An external capacitor should be connected to GND.						
GND	5	Signal ground pin.						
PG	6	Open drain power good output						
EN	7	Enable control input. EN is active high and must be pulled up to enable the device.						
PGND1, PGND2	8, 9	Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.						
SW1,SW2	10, 11	Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparator.						
VBST	12	Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 and VBST pin.						
VIN1, VIN2	13, 14	Power Input and connected to high side NFET drain. Supply Input for 5V internal linear regulator for the control circuitry						
PowerPAD™	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND						






図 9-1. FUNCTIONAL BLOCK DIAGRAM (HTSSOP)

## 10 OVERVIEW

The TPS54625 is a 6.5A synchronous step-down (buck) converter with two integrated N-channel MOSFETs, using Forced Continuous Conduction Mode (FCCM) at light load for small output voltage ripple. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

#### 11 DETAILED DESCRIPTION

#### 11.1 PWM Operation

The main control loop of the TPS54625 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

### 11.2 PWM Frequency and Adaptive On-Time Control

TPS54625 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54625 runs with a pseudo-constant frequency of 650 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage. The actual frequency may vary from 650 kHz depending on the off time, which is ended when the feed back portion of the output voltage falls to the  $V_{\text{FB}}$  threshold voltage.

#### 11.3 Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high,  $6-\mu A$  current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in  $\pm$  1. VFB voltage is 0.765 V and SS pin source current is 6  $\mu A$ .

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF} \times 1.1}{I_{SS}(\mu A)} = \frac{C_{SS}(nF) \times 0.765 \times 1.1}{6}$$
(1)

TPS54625 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage  $V_{FB}$ ), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-bycycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation .

#### 11.4 Power Good

TPS54625 has power-good open drain output. The power-good function is activated after soft start has finished. The power good function becomes active after 1.7 times soft-start time. When the output voltage becomes within -10% of the target value, internal comparators detect power good state and the power good signal becomes high. Rpg resistor value, which is connected between PG and VREG5, is required from 25 k $\Omega$  to 150 k $\Omega$ . If the feedback voltage goes under 15% of the target value, the power good signal becomes low.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



## 11.5 Output Discharge Control

TPS54625 discharges the output when EN is low, or the controller is turned off by the protection functions (UVP, UVLO and thermal shutdown). The device discharges the output using an internal  $100-\Omega$  MOSFET which is connected to VO and GND. The internal low-side MOSFET is not turned on for the output discharge operation to avoid the possibility of causing negative voltage at the output.

#### 11.6 Current Protection

The output over-current protection(OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. The TPS54625 constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current is higher than the over-current threshold. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall.

## 11.7 Over/Under Voltage Protection

TPS54625 detects over and under voltage conditions by monitoring the feedback voltage (VFB). This function is enabled after approximately 1.7 x times the softstart time.

When the feedback voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high and the circuit latches and both the high-side MOSFET driver and the low-side MOSFET driver turn off.

When the feedback voltage becomes lower than 65% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250us, the device latches off both internal top and bottom MOSFET.

#### 11.8 UVLO Protection

Under voltage lock out protection (UVLO) monitors the voltage of  $V_{REG5.pin}$ . When the VREG5 voltage is lower than UVLO threshold voltage, The TPS54625 is shut off. This protection is non-latching.

#### 11.9 Thermal Shutdown


Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 165°C), the TPS54625 is shut off. This is non-latch protection.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 12 TYPICAL CHARACTERISTICS


V<sub>IN</sub> = 12 V, T<sub>A</sub> = 25 °C (unless otherwise noted)






## 12 TYPICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 12 V,  $T_A$  = 25 °C (unless otherwise noted)



## 12 TYPICAL CHARACTERISTICS (continued)


 $V_{IN}$  = 12 V,  $T_A$  = 25 °C (unless otherwise noted)






## 12 TYPICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 12 V,  $T_A$  = 25 °C (unless otherwise noted)





### 13 DESIGN GUIDE

## 13.1 Step By Step Design Procedure

To begin the design process, you must know a few application parameters:

- · Input voltage range
- Output voltage
- Output current
- · Output voltage ripple
- · Input voltage ripple




図 13-1. Schematic

### 13.2 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using  $\gtrsim 2$  to calculate  $V_{OUT}$ .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.765 \bullet \left(1 + \frac{R1}{R2}\right) \tag{2}$$

### 13.3 Output Filter Selection

The output filter used with the TPS54625 is an LC circuit. This LC filter has double pole at:

$$F_{P} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54625. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2<sup>TM</sup> introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of  $\vec{x}$  3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in  $\vec{x}$  13-1

表 13-1. Recommended Component Values

Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF)	L1 (µH)	C8 + C9 (µF)
1	6.81	22.1	5 - 220	1.0 - 1.5 - 4.7	22 - 68
1.05	8.25	22.1	5 - 220	1.0 - 1.5 - 4.7	22 - 68
1.2	12.7	22.1	5 - 100	1.0 - 1.5 - 4.7	22 - 68
1.5	21.5	22.1	5 - 68	1.0 - 1.5 - 4.7	22 - 68
1.8	30.1	22.1	5 - 22	1.2 - 1.5 – 4.7	22 - 68
2.5	49.9	22.1	5 - 22	1.5 - 2.2 – 4.7	22 - 68
3.3	73.2	22.1	5 - 22	1.8 - 2.2 – 4.7	22 - 68
5	124	22.1	5 - 22	2.5 - 3.3 – 4.7	22 - 68

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1.

Since the DC gain is dependent on the output voltage, the required inductor value will increase as the output voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using  $\pm$  4,  $\pm$  5 and  $\pm$  6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for  $f_{SW}$ .

Use 650 kHz for  $f_{SW}$  and also use 1.5 $\mu$ H for Lo. Make sure the chosen inductor is rated for the peak current of  $\pm$  5 and the RMS current of  $\pm$  6.

$$Ilp - p = \frac{V_{OUT}}{V_{IN(max)}} \bullet \frac{V_{IN(max)} - V_{OUT}}{L_O \bullet f_{SW}}$$

$$\tag{4}$$

$$I_{lpeak} = I_O + \frac{Ilp - p}{2} \tag{5}$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I l p - p^2}$$
 (6)

For this design example, the calculated peak current is 7.01 A and the calculated RMS current is 6.51 A. The inductor used is a TDK SPM6530-1R5M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54625 is intended for use with ceramic or other low ESR capacitors. Recommended values range from  $22\mu F$  to  $68\mu F$ . Use  $\precsim$  7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \bullet (V_{IN} - V_{OUT})}{\sqrt{12} \bullet V_{IN} \bullet L_O \bullet f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22 $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4A.

#### 13.4 Input Capacitor Selection

The TPS54625 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10  $\mu$ F is recommended for the decoupling capacitor. An additional 0.1  $\mu$ F capacitor from pin 14 to ground is recommended to improve the EMI performance. The capacitor voltage rating needs to be greater than the maximum input voltage.

## 13.5 Bootstrap Capacitor Selection

A 0.1  $\mu F$  ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

#### 13.6 VREG5 Capacitor Selection

A 1.0  $\mu$ F ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

### 14 THERMAL INFORMATION

This PowerPad™ package incorporates an exposed thermal pad that is designed to be directly to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD<sup>™</sup> package and how to use the advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD<sup>™</sup> Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD<sup>™</sup> Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.





図 14-1. Thermal Pad Dimensions



#### 15 LAYOUT CONSIDERATIONS

- 1. A top side area should be filled with ground as much as possible due to relatively higher current output device.
- 2. The ground area under the device thermal pad should be large as possible and directly connect to the thermal pad. Also 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> PCB layer should be connected to ground directly from the thermal pad.
- 3. Keep the input switching current loop as small as possible.
- 4. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 5. Keep analog and non-switching components away from switching components.
- 6. Make a single point connection from the signal ground to power ground.
- 7. Do not allow switching current to flow under the device.
- 8. Keep the pattern lines for VIN and PGND broad.
- 9. Exposed pad of device must be connected to PGND with solder.
- 10. VREG5 capacitor should be placed near the device, and connected PGND.
- 11. Output capacitor should be connected to a broad pattern of the PGND.
- 12. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 13. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 14. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 15. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 16. VIN Capacitor should be placed as near as possible to the device.



VIA to Ground Plane

 --- Etch on Bottom Layer or Under Component

図 15-1. PCB Layout



# **16 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

CI	hanges from Revision * (August 2013) to Revision A (October 2022)	Page
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
	Updated the light load mode to Forced Continuous Conduction Mode (FCCM)	

www.ti.com 18-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54625PWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54625	Samples
TPS54625PWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54625	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 18-Jul-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54625PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS54625PWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## **TUBE**




### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54625PWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated