

TPS56A37 JAJSQB9 - JANUARY 2024


TPS56A37 4.5V~28V 入力、10A、同期整流降圧コンバータ

1 特長

- 入力電圧範囲:4.5V~ 28V
- 出力電圧範囲:0.6V~13V
- 10A の連続出力電流をサポート
- 19.4mΩ と 8.5mΩ の各 MOSFET を内蔵
- 25℃で 0.6V ±1% の基準電圧
- 45uA 低静止時電流
- D-CAP3™ 制御モードによる高速過渡応答
- Eco-mode (自動スキップ モード) により軽負荷時の効 率を向上
- 500kHz の固定スイッチング周波数
- サイクルごとの過電流制限
- ソフトスタート時間を変更可能、デフォルトは 1.8ms
- 出力放電機能を内蔵
- パワー グッド インジケータにより出力電圧を監視
- 最高 98% デューティの動作をサポート
- ラッチなしの UV、OV、OT、UVLO 保護
- 動作時接合部温度:-40℃~+150℃
- 小型 10ピン 3.0mm × 3.0mm の HotRod™ QFN パ
- **6A** の TPS56637 および 8A の TPS56837 とピン互

2 アプリケーション

- 産業用 PC、EPOS、ファクトリ オートメーションおよび 制御
- マルチファンクションプリンタ、テレビ会議システム
- モニタ、TV、スピーカ、PCとノートPC、ポータブルエ レクトロニクス
- 12V、19V、24V 電源バス用の汎用



3 概要

TPS56A37 は、4.5V~28V の広い入力電圧範囲を受け 入れる、高効率で使いやすい同期整流降圧コンバータで す。0.6V~13V の出力電圧で、最大 10A の連続出力電 流をサポートします。

D-CAP3 制御モードを使用して高速な過渡応答と優れた ラインおよび負荷レギュレーションを実現し、かつ外部補 償を必要としません。MLCC などの等価直列抵抗 (ESR) の低い出力コンデンサにも対応しています。

TPS56A37 は Eco-mode で動作し、軽負荷時に固定 500kHz スイッチング周波数で高い効率を実現します。 TPS56A37 は、SS コンデンサを接続することでソフト スタ ート時間を調整でき、SSピンがフローティングの場合はデ フォルトで 1.8ms になります。


TPS56A37 は完全なラッチなしの OV (過電圧)、UV (低 電圧)、OC (過電流)、OT (過熱)、UVLO (低電圧誤動作 防止) 保護機能に加え、パワー グッド インジケータ、出力 放電機能も搭載しています。

TPS56A37 は、10 ピンの 3.0mm × 3.0mm HotRod QFN パッケージで供給され、-40℃~150℃の接合部温 度で動作が規定されています。

パッケージ情報

部品番号	パッケージ(1)	パッケージ サイズ ⁽²⁾
TPS56A37	RPA (VQFN-HR、10)	3.00mm × 3.00mm

- (1) 詳細については、セクション 10 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



効率、Vout = 5V、Fsw = 500kHz



Table of Contents

1 特長	1
2 アプリケーション	1
3 概要	1
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Typical Characteristics	<mark>7</mark>
6 Detailed Description	
6.1 Overview	10
6.2 Functional Block Diagram	10
6.3 Feature Description	
6.4 Device Functional Modes	

Application and implementation	10
7.1 Application Information	15
7.2 Typical Application	15
7.3 Power Supply Recommendations	20
7.4 Layout	20
8 Device and Documentation Support	
8.1 Documentation Support	22
8.2ドキュメントの更新通知を受け取る方法	<u>22</u>
8.3 サポート・リソース	<u>22</u>
8.4 Trademarks	
8.5 静電気放電に関する注意事項	22
8.6 用語集	<mark>22</mark>
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	22



4 Pin Configuration and Functions




図 4-1. RPA Package, 10-Pin VQFN-HR (Top View)

表 4-1. Pin Functions

PIN	PIN		DESCRIPTION		
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION		
EN	1	I	Enable input control. Driving EN high or leaving this pin floating enables the converter. A resistor divider between this pin, VIN and AGND can be used to implement an external UVLO.		
FB	2	I	Output feedback. Connect FB to the output voltage with a feedback resistor divider.		
AGND	3	G	Ground of internal analog circuitry. Connect AGND to PGND plane at a single point.		
PG	4	0	Open drain power-good indicator, this pin is asserted low if output voltage is out of PG threshold due to overvoltage, undervoltage, thermal shutdown, EN shutdown, or during soft start.		
SS	5	0	Soft-start time selection pin. Connecting an external capacitor to AGND to set the soft-start time and if no external capacitor is connected, the soft-start time is 1.8ms by default.		
SW	6	0	Switching node terminal. Connect the output inductor to this pin with wide and short tracks.		
воот	7	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect a 0.1µF bootstrap capacitor between BOOT and SW.		
VIN	8	Р	Input voltage supply pin. Drain terminal of high-side MOSFET. Connect the input decoupling capacitors between VIN and PGND.		
PGND	9	G	Power GND terminal. Source terminal of low-side MOSFET.		
MODE	10	I	Connect this pin with a 52.3K resistor to AGND.		

⁽¹⁾ I = Input, P = Power, G = Ground, O = Output.

English Data Sheet: SLVSHC9

5 Specifications

5.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to +150°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
	V _{IN}	-0.3	32	V
	воот	-0.3	SW + 6	V
Input voltage	BOOT-SW	-0.3	6	V
	EN, FB, MODE	-0.3	6	V
	PGND, AGND	-0.3	0.3	V
	SW	-2	32	V
Output voltage	SW (<10ns transient)	-5	35	V
	PG, SS	-0.3	6	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _{ESD}	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted).(1)

		MIN	NOM MAX	UNIT
	V _{IN}	4.5	28	V
	воот	-0.1	SW + 5.5	
Input voltage	BOOT-SW	-0.1	5.5	V
	EN, FB, SS, MODE	-0.1	5.5	V
	PGND, AGND	-0.1	0.1	V
Output voltage	sw	-1	28	V
Output voltage	PG	-0.1	5.5	V
Operating junction temperature, T _J		-40	150	°C



5.4 Thermal Information

	THERMAL METRIC(1)	TPS56A37 QFN HotRod	UNIT
	THERMAL METROS	10 PINS	
R _{0JA}	Junction-to-ambient thermal resistance (JEDEC) ⁽²⁾	68.1	°C/W
Eff R _{0JA}	Effective junction-to-ambient thermal resistance (4-layer TI EVM)	30	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	40.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	17.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that do not degrade the parametric or functional specifications of the device for the life of the product containing it. Typical values correspond to $T_J = 25^{\circ}C$, $V_{IN} = 24V$. Minimum and maximum limits are based on $T_J = -40^{\circ}C$ to $+150^{\circ}C$, $V_{IN} = 4.5V$ to 28V (unless otherwise noted).

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRI	ENT				•	
IQ	Quiescent current, Operating ⁽¹⁾	$T_J = 25$ °C, $V_{EN} = 5$ V, $V_{FB} = 0.65$ V, non-switching		45		μΑ
I _{SHDNN}	Shutdown supply current	T _J = 25°C, V _{EN} = 0V		3		μΑ
UVLO						
		Wake up V _{IN} voltage	4.0	4.2	4.4	V
UVLO	V _{IN} undervoltage lockout	Shutdown V _{IN} voltage	3.5	3.65	3.8	V
	l some at	Hysteresis V _{IN} voltage		550		mV
ENABLE(EN PI	N)					
I _{EN_PULLUP}	EN pullup current	V _{EN} = 1.1V		1		μΑ
I _{EN_HYS}	Hysteresis current	V _{EN} = 1.3V		3		μA
V _{EN_ON}		EN rising		1.18	1.26	V
V _{EN_OFF}	Enable threshold	EN falling	1	1.07		V
FEEDBACK VO	LTAGE			,		
V	Farally and coulde as	V _{OUT} = 5V, continuous mode operation, T _J = 25°C	0.594	0.6	0.606	V
V_{FB}	Feedback voltage	V _{OUT} = 5V, continuous mode operation, T _J = -40°C to 150°C	0.591	0.6	0.609	V
MOSFET						
R _{dson_HS}	High-side MOSFET on-resistance	T _J = 25°C, V _{BST} – V _{SW} = 5V		19.4		mΩ
R _{dson_LS}	Low-side MOSFET on-resistance	T _J = 25°C		8.5		mΩ
CURRENT LIMI	т					
I _{LS_OCL}	Low-side MOSFET valley current limit		10	12	13.8	А

⁽²⁾ This junction-to-ambient thermal resistance (JEDEC) is based on JEDEC standard EVM without GND thermal vias.

5.5 Electrical Characteristics (続き)

The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that do not degrade the parametric or functional specifications of the device for the life of the product containing it. Typical values correspond to $T_J = 25^{\circ}C$, $V_{IN} = 24V$. Minimum and maximum limits are based on $T_J = -40^{\circ}C$ to $+150^{\circ}C$, $V_{IN} = 4.5V$ to 28V (unless otherwise noted).


PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{HS_OCL}	High-side MOSFET peak current limit		12.75	15	17.25	Α
I _{NOCL}	Low-side MOSFET negative current limit		2.5			Α
DUTY CYCLE an	d FREQUENCY CONTRO	L				
F _{SW}	Switching frequency	V _{IN} = 24V, V _{OUT} = 5V, continuous mode operation		500		kHz
t _{ON(MIN)}	Minimum on time ⁽²⁾			50		ns
t _{OFF(MIN)}	Minimum off time ⁽²⁾	T _J = 25°C		150		ns
SOFT START					 	
t _{SS}	Internal soft-start time			1.8		ms
I _{SS}	Soft-start charging current			6		uA
POWER GOOD						
	PG lower threshold - falling	% of V _{FB}		85%		
V_{PGTH}	PG lower threshold - rising	% of V _{FB}		90%		
	PG upper threshold - falling	% of V _{FB}		110%		
	PG upper threshold - rising	% of V _{FB}		115%		
I _{PGSINK}	PG sink current	V _{FB} = 0.5V, V _{PG} = 0.4V	10			mA
4	DC delay	PG from low-to-high		64		us
t _{PG_DLY}	PG delay	PG from high-to-low		32		us
V _{OVP}	Output OVP threshold	OVP detect		125%		
t _{OVP_DEG}	OVP propagation deglitch	T _J = 25°C		32		us
V _{UVP}	Output UVP threshold	Hiccup detect		65%		
t _{UVP_WAIT}	UV protection hiccup wait time			256		us
tuvp_HICCUP	UV protection hiccup time before recovery		10).5 × t _{SS}		s
THERMAL SHUT	DOWN		1		l	
Thormal about down	n throughold(3)	Temperature Rising	150	165		°C
Thermal shutdow	n unesnoia"	Hysteresis		30		°C
SW DISCHARGE	RESISTANCE		1		l	
V _{OUT} discharge re	esistance	V _{EN} = 0, V _{SW} = 0.5V, T _J = 25°C		200		Ω

- (1) Not representative of the total input current of the system when in regulation. Specified by design and characterization test.
- (2) Not production tested. Specified by design.
- (3) Not production tested. Specified by design and engineering sample correlation.



5.6 Typical Characteristics

V_{IN} = 24V (unless otherwise noted).




Product Folder Links: TPS56A37




5.6 Typical Characteristics (continued)


 V_{IN} = 24V (unless otherwise noted).



5.6 Typical Characteristics (continued)

 V_{IN} = 24V (unless otherwise noted).








6 Detailed Description

6.1 Overview

The TPS56A37 is an 10A synchronous buck converter operating from 4.5V to 28V input voltage (Vin). The device output voltage ranges from 0.6V to 13V (Vout) and supports 10A continuous output current with fixed 500kHz switching frequency. The proprietary D-CAP3 control mode enables low external component count, ease of design, optimization of the power design for power, size and efficiency. The device employs D-CAP3 control mode that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between CCM operating mode at higher load condition and DCM operation at lighter load condition. Eco-mode allows the TPS56A37 to maintain high efficiency at light load. The TPS56A37 is able to adapt both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

The EN pin has an internal pullup current that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current. Soft-start time can be set by connecting a capacitor to the SS pin. Leaving the SS pin floating is set to default 1.8ms soft-start time. The TPS56A37 has the PG pin to indicate output status and has a built-in discharge function by using an integrated MOSFET with 200 Ω R_{DS(on)}. The device is protected from output short, undervoltage, overvoltage, and overtemperature conditions.

6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 The Adaptive On-Time Control and PWM Operation

The main control loop of the TPS56A37 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 control mode. The D-CAP3 control mode combines adaptive on-time control with an internal compensation circuit for quasi-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. The D-CAP3 control mode is stable even with virtually no ripple at the output. The TPS56A37 also includes an error amplifier that makes the output voltage very accurate. No external current sense network or loop compensation is required for D-CAP3 control mode topology.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal one-shot timer expires. This one-shot duration is set proportional to the output voltage V_{OUT} , and is inversely proportional to the converter input voltage V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence called adaptive on-time control. When the feedback voltage falls below the reference voltage, the one-shot timer is reset and the high-side MOSFET is turned on again. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, and this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC).

6.3.2 Power Up Sequence

⊠ 6-1 shows the typical start-up sequence of the device after the enable signal triggers the EN turn-on threshold. After the voltage of internal VCC crosses the UVLO rising threshold, the MODE setting is read. After this process, the MODE is latched and does not change until VIN or EN toggles to restart-up this device. Then after a delay, the internal soft-start function begins to ramp up and Vout ramps up smoothly. When Vout is up to the reference voltage, PGOOD turns to high after a delay.

The MODE pin of TPS56A37 is the internal fixed switching frequency setting pin which TI recommends to connect a 1% 52.3k resistor to AGND.




図 6-1. Power-Up Sequence

6.3.3 Eco-mode Control Scheme

TPS56A37 is set to Eco-mode control scheme to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to a point that

Product Folder Links: TPS56A37

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

11



the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as in the continuous conduction mode so that longer time is needed to discharge the output capacitor with smaller load current to the level of the reference voltage. This process makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. \pm 1 calculates the transition point to the light load operation $I_{OUT(LL)}$ current.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times Fsw} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

6.3.4 Soft Start and Prebiased Soft Start

The TPS56A37 has an adjustable soft-start time that can be set by connecting a capacitor between SS and AGND. Leaving the SS pin floating is set to default internal soft start time 1.8ms. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. The device tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time (T_{SS}) is shown in $\not\equiv 2$.

$$T_{ss} = \frac{C_{ss} \times V_{REF}}{I_{ss}}$$
 (2)

If the external capacitor (C_{SS}) has pre-stored voltage at start-up, the device initially discharge the external capacitor voltage to lower voltage then charge again to prevent inrush start-up.

If the output capacitor is prebiased at start-up, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage V_{FB} . This scheme makes sure that the converters ramp up smoothly into regulation point.

6.3.5 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operating. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the standby operation.

The EN pin has an internal pullup current source which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, open-drain or open-collector output logic can be used to interface with the pin.

The TPS56A37 implements internal undervoltage lockout (UVLO) circuitry on the V_{IN} pin. The device is disabled when the VIN pin voltage falls below the internal V_{IN} UVLO threshold. The internal V_{IN} UVLO threshold has a hysteresis of 500mV.

If an application requires a higher UVLO threshold on the VIN pin, then the EN pin can be configured as shown in \boxtimes 6-2. When using the external UVLO function, TI recommends setting the hysteresis at a value greater than 500mV.

The EN pin has a small pullup current, I_p , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because the pullup current increases by I_h when the EN pin crosses the enable threshold. Use $\not \equiv 3$ and $\not \equiv 4$ to calculate the values of R1 and R2 for a specified UVLO threshold. After R1, R2 settle down, the V_{EN} voltage can be calculated by $\not \equiv 5$, which must be lower than 5.5V with maximum V_{EN} .




図 6-2. Adjustable VIN Undervoltage Lockout

$$R_{1} = \frac{V_{START} \times \frac{V_{ENfalling}}{V_{ENrising}} - V_{STOP}}{I_{p} \times \left(1 - \frac{V_{ENfalling}}{V_{ENrising}}\right) + I_{h}}$$
(3)

$$R_{2} = \frac{R_{1} \times V_{\text{ENfalling}}}{V_{\text{STOP}} - V_{\text{ENfalling}} + R_{1} \times (I_{p} + I_{h})}$$
(4)

$$V_{\rm EN} = \frac{R_2 \times V_{\rm IN} + R_1 \times R_2 \times \left(I_p + I_h\right)}{R_1 + R_2} \tag{5}$$

Where

- $I_p = 1 \mu A$
- $I_h = 3\mu A$
- V_{ENfalling} = 1.07V
- V_{ENrising} = 1.18V

6.3.6 Output Overcurrent Limit and Undervoltage Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle low-side MOSFET valley current detection and high-side MOSFET peak current detection. The switching current is monitored by measuring the MOSFET drain to source voltage. This voltage is proportional to the switching current. To improve accuracy, the voltage sensing is temperature compensated.

There are some important considerations for this type of overcurrent limit. When the load current is higher than the I_{LS_OCL} added by one half of the peak-to-peak inductor ripple current, or higher than I_{HS_OCL} subtracted by one half of the peak-to-peak inductor ripple current, the OCP is triggered and the current is being limited. Output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 65% of the target voltage, the UVP comparator detects the fall and shuts down the device after a deglitch wait time of 256us and then re-start after the hiccup time of 10.5 cycles of soft-start time. When the overcurrent condition is removed, the output recovers.

6.3.7 Overvoltage Protection

The TPS56A37 has the overvoltage protection feature. When the output voltage becomes higher than 125% of the target voltage, the OVP is triggered. The output discharges after a deglitch time of 32us and both the high-side MOSFET driver and the low-side MOSFET driver turn off. When the overvoltage condition is removed, the output voltage recovers.

6.3.8 UVLO Protection

Undervoltage Lockout protection(UVLO) monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut down. This protection is non-latched.

English Data Sheet: SLVSHC9

6.3.9 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 165°C (typical), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and the discharge path is turned on. When T_J decreases below the hysteresis amount, the converter resumes normal operation, beginning with soft start. To avoid unstable conditions, a hysteresis of typically 30°C is implemented on the thermal shutdown temperature.

6.3.10 Output Voltage Discharge

The TPS56A37 has a built in discharge function by using an integrated MOSFET with 200Ω R_{DS(on)}, which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET. The discharge path turns on when the device is turned off due to UV, OV, OT, and EN shutdown conditions.

6.3.11 Power Good

The TPS56A37 has a built in power-good (PG) function to indicate whether the output voltage has reached the appropriate level or not. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor (to any voltage below 5.5V). TI recommends a pullup resistor of $100k\Omega$ to pull up to 5V voltage. It can sink 10mA of current and maintain the specified logic low level. After the FB pin voltage is between 90% and 110% of the internal reference voltage (V_{REF}) and after a deglitch time of $64\mu s$, the PG turns to high impedance status. The PG pin is pulled low after a deglitch time of $32\mu s$ when FB pin voltage is lower than 85% of the internal reference voltage or greater than 115% of the internal reference voltage, or in events of EN shutdown, UVLO conditions, and thermal shutdown. V_{IN} must remain present for the PG pin to stay low as shown in $\frac{1}{2}$ 6-1.

₹ 6-1. Power-Good Pili Logic Table					
D	ovice State	PG Logic Status			
D.	Device State		Low		
Enable (EN-High)	90% × V _{REF} =< V _{FB} <= 110% × V _{REF}	√			
Enable (EN=High)	V_{FB} < 85% × V_{REF} or V_{FB} > 115% × V_{REF}		√		
Shutdown (EN=Low)			√		
UVLO	2V < V _{IN} < V _{UVLO}		√		
Thermal shutdown	T _J > T _{SD}		√		
Power supply removal	V _{IN} < 2V	V			

表 6-1. Power-Good Pin Logic Table

6.3.12 Large Duty Operation

The TPS56A37 can support large duty operations by smoothly dropping down the switching frequency. The switching frequency is allowed to smoothly drop when duty cycle is higher than 62% to make T_{ON} extended to implement the large duty operation and also improve the performance of the load transient. The TPS56A37 can support up to 98% duty cycle operation.

6.4 Device Functional Modes

6.4.1 Standby Operation

The TPS56A37 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 3µA (typical) when in standby condition.

6.4.2 Light Load Operation

TPS56A37 is set to Eco-mode control scheme. The device enters pulse skip mode after the valley of the inductor ripple current crosses zero. The Eco-mode control scheme maintains higher efficiency at light load with a lower switching frequency.

Product Folder Links: TPS56A37

Copyright © 2024 Texas Instruments Incorporated



7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The schematic of \boxtimes 7-1 shows a typical application for TPS56A37. This design converts an input voltage range of 5.5V to 28V down to 5V with a maximum output current of 10A.

7.2 Typical Application

The application schematic in \boxtimes 7-1 shows the TPS58637 5.5V to 28V input, 5V output converter design meeting the requirements for 10A output. This circuit is available as the evaluation module (EVM). The following sections provide the design procedure.




図 7-1. TPS56A37 5V, 10A Reference Design

7.2.1 Design Requirements

表 7-1 shows the design parameters for this application.

表 7-1. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range	24V nominal, 5.5V to 28V
Output voltage	5V
Transient response, 10A load step	$\Delta V_{OUT} = \pm 5\%$
Output ripple voltage	< 50mV at CCM
Output current rating	10A
Operating frequency	500kHz

Product Folder Links: TPS56A37

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

7.2.2 Detailed Design Procedure

7.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using ₹ 6 to calculate VOUT R5 is optional and can be used to measure the control loop frequency response.

To improve efficiency at very light loads, consider using larger value resistors. If the resistance is too high, the device is more susceptible to noise and voltage errors from the VFB input current is more noticeable. Please note that TI does not recommend dynamically adjusting output voltage.

$$V_{OUT} = 0.6 \times \left(1 + \frac{R6}{R7}\right) \tag{6}$$

7.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_{p} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
 (7)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40dB per decade rate and the phase drops rapidly. D-CAP3 control mode introduces a high frequency zero that reduces the gain roll off to -20dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of \pm 7 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement, use the values recommended in \pm 7-2.

Switching Frequency (kHz)	Outmut	R6 ⁽²⁾	D7					
	Output Voltage ⁽¹⁾ (V)	(kΩ)	R7 (kΩ)	L1 (µH)	Minimum	Typical	Maximum	C10 ⁽⁴⁾ (pF)
500	1.05	7.5	10	1	22uF × 1	22uF × 3	22uF × 10	
	1.8	20	10	1.5	22uF × 1	22uF × 3	22uF × 10	
	3.3	45.3	10	2.2	22uF × 1	22uF × 3	22uF × 10	100-200 (150 typical)
	5	73.2	10	3.3	22uF × 1	22uF × 2	22uF × 10	100-200 (150 typical)
	9	140	10	4.7	22uF × 1	22uF × 2	22uF × 10	50-150 (100 typical)

表 7-2. Recommended Component Values

5.6

22uF × 1

22uF × 2

22uF × 10

12

383

20

Product Folder Links: TPS56A37

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

30-100 (30

typical)

Please use the recommended L1 and C_{OUT} combination of the higher and closest output rail for unlisted output rails.

⁽²⁾ R6 = 0Ω for $V_{OUT} = 0.6V$.

⁽³⁾ C_{OUT} in this data sheet is using Murata GRM32ER71E226KE15L 25VDC capacitor. Recommend to use the same effective output capacitance. The effective capacitance is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. A careful study of bias and temperature variation of any capacitor bank must

be made to make sure that the minimum value of effective capacitance is provided. Refer to the information of DC bias and temperature characteristics from manufacturers of ceramic capacitors. Higher than Cout max capacitance is allowed by careful tuning the feedforward compensation.

(4) R8 and C10 can be used to improve the load transient response or improve the loop-phase margin. The Optimizing Transient Response of Internally Compensated DCDC Converters with Feedforward Capacitor application report is helpful when experimenting with a feed-forward capacitor.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using \pm 8, \pm 9, and \pm 10. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

Use 500kHz for f_{SW} . Make sure the chosen inductor is rated for the peak current of $\stackrel{>}{\underset{\sim}{\atop}}$ 9 and the RMS current of $\stackrel{>}{\underset{\sim}{\atop}}$ 10.

$$Il_{p-p} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_{OUT} \times F_{SW}}$$
(8)

$$Il_{PEAK} = I_O + \frac{Il_P - p}{2} \tag{9}$$

$$I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12} \times Il_{p-p}^2}$$
 (10)

For this design example, the calculated peak current is 11.25A and the calculated RMS current is 10.03A. The inductor used is Wurth 744325330 with saturation current 15A and rating current 9.7A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS56A37 is intended for use with ceramic or other low ESR capacitors. Use $\stackrel{1}{\lesssim}$ 11 to determine the required RMS current rating for the output capacitor.

$$I_{\text{CO(RMS)}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{\sqrt{12} \times V_{\text{IN}} \times L_{\text{OUT}} \times F_{\text{SW}}}$$
(11)

For this design, two MuRata GRM32ER71E226KE15L $22\mu F$ output capacitors are used so that the effective capacitance is $35\mu F$ at DC biased voltage of 5V. The calculated RMS current is 0.69A and each output capacitor is rated for 5A.

7.2.2.3 Input Capacitor Selection

The TPS56A37 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over $10\mu\text{F}$ for the decoupling capacitor. TI recommends an additional $0.1\mu\text{F}$ capacitor (C3) from VIN to PGND pin to provide additional high frequency filtering. The capacitor voltage rating must be greater than the maximum input voltage. The input voltage ripple can be calculated using $\frac{1}{12}$.

$$\Delta V_{\rm IN} = \frac{I_{\rm OUTMAX} \times 0.25}{C_{\rm IN} \times Fsw}$$
 (12)

The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by ± 13 :

$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(MIN)}}} \times \frac{V_{IN(MIN)} - V_{OUT}}{V_{IN(MIN)}}$$
(13)

7.2.2.4 Bootstrap Capacitor Selection

A 0.1µF ceramic capacitor (C4) must be connected between the BOOT to SW pin for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor must have a 10V or higher voltage rating.


Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17




7.2.3 Application Curves




English Data Sheet: SLVSHC9





19



7.3 Power Supply Recommendations

The TPS56A37 is designed to operate from input supply voltage in the range of 4.5V to 28V. Buck converters require the input voltage to be higher than the output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS56A37 circuit, TI recommends some additional input bulk capacitance.

7.4 Layout

7.4.1 Layout Guidelines

- 1. Use a four-layer PCB with maximum ground plane partitioning possible for good thermal performance. A 76mm × 76mm, four-layer PCB with 2-1-1-2oz copper is used as example.
- 2. Make VIN and PGND traces as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 3. Put at least two vias for PGND pad for better thermal performance.
- 4. Place the input capacitor and output capacitor as close to the device as possible to minimize trace impedance.
- 5. Provide sufficient vias for the input capacitor and output capacitor.
- 6. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 7. Do not allow switching current to flow under the device.
- 8. Keep the SS trace as far as possible to SW trace to minimize coupling during soft start.
- 9. Connect a separate VOUT path to the upper feedback resistor.
- 10. Keep the voltage feedback loop away from the high-voltage switching trace, and preferably has ground shield.
- 11. Make the trace of the VFB node as small as possible to avoid noise coupling. Also keep feedback resistors and the feedforward capacitor near the IC.
- 12. Make the PGND trace between the output capacitor and the PGND pin as wide as possible to minimize the trace impedance.
- 13. Inner layer 1 is PGND and AGND with the single point net tie.

Copyright © 2024 Texas Instruments Incorporated

14. Inner layer 2 is PGND for better heat dissipation.

7.4.2 Layout Example




図 7-18. TPS56A37 layout



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Optimizing Transient Response of Internally Compensated DCDC Converters with Feedforward Capacitor application report

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.4 Trademarks

D-CAP3[™], HotRod[™], and テキサス・インスツルメンツ E2E[™] are trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES				
January 2024	*	Initial Release				

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS56A37*

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



www.ti.com 23-Jan-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS56A37RPAR	ACTIVE	VQFN-HR	RPA	10	3000	RoHS & Green	(6) SN	Level-2-260C-1 YEAR	-40 to 150	T56A37	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC QUAD FLAT-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLAT-NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLAT-NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated