


# TPS62843 1.8V~5.5V、600mA、275nA I<sub>Q</sub>、小型の降圧型コンバータ

## 1 特長

- 入力電圧範囲: 1.8V~5.5V
- 出力電圧範囲: 0.4V ~ 3.6V
- 静止電流: 275nA (代表値)
- 出力電流: 600mA
- 出力電圧精度: 1%
- シャットダウン電流: 4nA (代表値)
- 出力放電
- VSET ピンでは 1 つの抵抗により出力電圧を選択可能
  - TPS628436: 0.4V~0.8V
  - TPS628437: 0.8V~1.8V
  - TPS628438: 1.8V~3.6V
- 小型のパスシブ部品向けに設計
  - 1μH インダクタ
  - 4μF C<sub>OUT</sub> の実効容量まで最小化
- 高い PSRR (最大 83dB)
- パワー セーブ モードでは小さい出力電圧リップル
- RF フレンドリで高速過渡の DCS-Control
- リップルなし 100% モードへの自動遷移
- 0603 インダクタと 0402 コンデンサ サイズに対応
- 小型 6 ピン、サイズ 0.84mm<sup>2</sup> の 0.35mm ピッチ WCSP パッケージ
- WCSP パッケージ封止の TPS6280x ファミリーとピン互換 (1A)
- 1.60mm × 1.60mm の SOT563 パッケージで供給

## 2 アプリケーション

- ウェアラブル電子機器
- ヘッドセット、ヘッドホン、小型イヤホン
- 携帯電話 / スマートフォン
- 医療用センサ・パッチ
- 補聴器



代表的なアプリケーション

## 3 概要

TPS62843 は、静止電流が 275nA (代表値) と非常に小さい、高効率の降圧コンバータファミリです。ディセーブル時のシャットダウン電流は 4nA (代表値) です。

このデバイスは、RF フレンドリな低い出力電圧リップルを備えた DCS-Control を使用して、無線機に電力を供給します。


このデバイスは標準スイッチング周波数 1.5MHz で動作し、負荷電流が 100μA 以下のときまで軽負荷時の高効率が維持されます。

VSET ピンに抵抗を接続することで、3 × 18 の事前定義された出力電圧を選択できるため、本ファミリは最小限のパスシブ部品の組み合わせだけで、さまざまなアプリケーションに使用できます。

### 製品情報

部品番号 <sup>(2)</sup>	V <sub>OUT</sub> 範囲	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TPS628436	0.4V~0.8V	YKA (DSBGA, 6)	0.80mm × 1.05mm × 0.40mm
TPS628437	0.8V~1.8V		
TPS628438	1.8V~3.6V		
TPS628436	0.4V~0.8V	DRL (SOT563, 6)	1.6mm × 1.6mm × 0.6mm
TPS628437	0.8V~1.8V		
TPS628438	1.8V~3.6V		

- 詳細については、[セクション 11](#) を参照してください。
- [「製品比較」](#)表を参照してください。



3.6V<sub>IN</sub> での出力電流と効率の関係



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>12</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>3 概要</b> .....	<b>1</b>	8.1 Application Information.....	13
<b>4 Device Comparison Table</b> .....	<b>3</b>	8.2 Typical Application.....	13
<b>5 Pin Configuration and Functions</b> .....	<b>4</b>	8.3 Power Supply Recommendations.....	18
<b>6 Specifications</b> .....	<b>5</b>	8.4 Layout.....	18
6.1 Absolute Maximum Ratings.....	5	<b>9 Device and Documentation Support</b> .....	<b>20</b>
6.2 ESD Ratings.....	5	9.1 Device Support.....	20
6.3 Recommended Operating Conditions.....	5	9.2 ドキュメントの更新通知を受け取る方法.....	20
6.4 Thermal Information.....	6	9.3 サポート・リソース.....	20
6.5 Electrical Characteristics.....	6	9.4 Trademarks.....	20
6.6 Typical Characteristics.....	8	9.5 静電気放電に関する注意事項.....	20
<b>7 Detailed Description</b> .....	<b>9</b>	9.6 用語集.....	20
7.1 Overview.....	9	<b>10 Revision History</b> .....	<b>21</b>
7.2 Functional Block Diagram.....	9	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
7.3 Feature Description.....	10		

## 4 Device Comparison Table

Device	Fixed V <sub>OUT</sub> VSET = GND	Selectable Output Voltages	f <sub>sw</sub> [MHz]	Soft Start t <sub>SS</sub>	Inductor
TPS628436	1.0V	0.4V – 0.8V in 25mV steps	1.5	400μs	1μH
TPS628437	1.8V	0.8V – 1.6V in 50mV steps	1.5	800μs	1μH
TPS628438	3.6V	1.8V – 3.4V in 100mV steps	1.5	800μs	1μH

## 5 Pin Configuration and Functions




図 5-1. 6-Pin DSBGA YKA Package (Top View)




図 5-2. 6-Pin DRL SOT563 Package (Top View)

表 5-1. Pin Functions

PIN NUMBER			TYPE	DESCRIPTION
NAME	SOT563	DSBGA		
GND	1	A1	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
VIN	2	B1	PWR	$V_{IN}$ power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor is required.
VSET	3	C1	I	Connecting a resistor to GND selects a pre-defined output voltage.
VOS	6	A2	I	Output voltage sense pin for the internal feedback divider network and regulation loop. This pin also discharges $V_{OUT}$ by an internal MOSFET when the converter is disabled. Connect this pin directly to the output capacitor with a short trace.
SW	5	B2	O	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
EN	4	C2	I	A high level enables the devices and a low level turns the device off. The pin features an internal pulldown resistor, which is disabled once the device has started up.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Pin voltage	VIN	-0.3	6	V
Pin voltage	SW, DC	-0.3	V <sub>IN</sub> +0.3V	V
Pin voltage	SW, transient < 10 ns, while switching	-2.5	9	V
Pin voltage	VSET	-0.3	6	V
Pin voltage	EN	-0.3	6	V
Pin voltage	VOS	-0.3	5	V
T <sub>J</sub>	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Supply voltage V <sub>IN</sub>	1.8		5.5	V
I <sub>OUT</sub>	Output current			0.6	A
L	Effective inductance	0.7	1.0	1.2	μH
C <sub>OUT</sub>	Effective output capacitance	4		25	μF
C <sub>IN</sub>	Effective input capacitance	0.5	4.7		μF
C <sub>VSET</sub>	External parasitic capacitance at VSET pin			30	pF
R <sub>SET</sub>	Resistance range for external resistor at VSET pin (E96 1% resistor values)	10		249	kΩ
	External resistor tolerance E96 series at VSET pin			1%	
	E96 resistor series temperature coefficient (TCR)	-200		+200	ppm/°C
T <sub>J</sub>	Operating junction temperature range	-40		125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		YKA (DSBGA) 6 PINS	DRL (SOT563) 6 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	147.7	138.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	1.7	57.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	47.5	24.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.5	1.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	47.6	24.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	–	–	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

T<sub>J</sub> = –40°C to +125°C, V<sub>IN</sub> = 1.8V to 5.5V. Typical values are at T<sub>J</sub> = 25°C, V<sub>IN</sub> = 3.6V and V<sub>OUT</sub> = 0.7V (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
I <sub>Q</sub>	Operating Quiescent Current (Power Save Mode)	Non-switching, V <sub>EN</sub> = V <sub>IN</sub> , I <sub>OUT</sub> = 0μA, T <sub>J</sub> = –40°C to 85°C		275	1500	nA
		Switching, V <sub>EN</sub> = V <sub>IN</sub> , I <sub>OUT</sub> = 0μA, V <sub>OUT</sub> = 0.7V		350		nA
I <sub>SD</sub>	Shutdown Current	V <sub>EN</sub> = 0V, VSET = GND, T <sub>J</sub> = –40°C to 85°C		4	850	nA
<b>UVLO</b>						
V <sub>UVLO(R)</sub>	Undervoltage Lockout Rising Threshold	V <sub>IN</sub> rising, I <sub>OUT</sub> = 0μA		1.75	1.8	V
V <sub>UVLO(F)</sub>	Undervoltage Lockout Falling Threshold	V <sub>IN</sub> falling, I <sub>OUT</sub> = 0μA		1.65	1.7	V
V <sub>UVLO(H)</sub>	Undervoltage Lockout Hysteresis			100		mV
<b>VSET PIN</b>						
V <sub>SET(LKG)</sub>	VSET Input leakage current	T <sub>J</sub> = –40°C to 85°C		10	800	nA
V <sub>SET(H)</sub>	VSET High-level detection	Voltage at VSET during startup		1.0		V
R <sub>SET</sub>	RSET accuracy	T <sub>J</sub> = –20°C to 125°C		–4	4	%
R <sub>SET</sub>	RSET accuracy	T <sub>J</sub> = –40°C to 125°C		–3.5	3.5	%
<b>ENABLE</b>						
V <sub>EN(R)</sub>	EN voltage rising threshold	EN rising, enable switching		0.8		V
V <sub>EN(F)</sub>	EN voltage falling threshold	EN falling, disable switching			0.4	V
V <sub>EN(LKG)</sub>	EN Input leakage current	V <sub>EN</sub> > 0.8V, T <sub>J</sub> = –40°C to 85°C		1	25	nA
R <sub>EN,PD</sub>	EN internal pull-down resistance	EN pin to GND		425	500	kΩ
<b>VOUT VOLTAGE</b>						
V <sub>OUT</sub>	DC Output voltage accuracy	PWM operation, T <sub>J</sub> = –20°C to 125°C		–1	+1	%
V <sub>OUT</sub>	DC Output voltage accuracy	PWM operation, T <sub>J</sub> = –40°C to 125°C		–1.5	+1.5	%
V <sub>OUT</sub>	TPS628436			0.4	0.8	V
		TPS628437		0.8	1.8	V
		TPS628438		1.8	3.6	V
I <sub>VOS(LKG)</sub>	VOS input leakage current	TPS628436, V <sub>EN</sub> = V <sub>IN</sub> , V <sub>VOS</sub> = 0.7V, T <sub>J</sub> = –40°C to 85°C			100	nA
		TPS628437, V <sub>EN</sub> = V <sub>IN</sub> , V <sub>VOS</sub> = 1.2V, T <sub>J</sub> = –40°C to 85°C		100	250	nA
		TPS628438, V <sub>EN</sub> = V <sub>IN</sub> , V <sub>VOS</sub> = 3.3V, T <sub>J</sub> = –40°C to 85°C		275	450	nA
f <sub>sw</sub>		I <sub>OUT</sub> = 400mA		1.5		MHz
<b>STARTUP</b>						

## 6.5 Electrical Characteristics (続き)

$T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = 1.8\text{V}$  to  $5.5\text{V}$ . Typical values are at  $T_J = 25^{\circ}\text{C}$ ,  $V_{IN} = 3.6\text{V}$  and  $V_{OUT} = 0.7\text{V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{SS}$	TPS628436 soft-start time	From $V_{OUT} = 0\%$ to $V_{OUT} = 95\%$ of $V_{OUT}$ nominal		0.45	0.6	ms
	TPS628438 soft-start time			1.0	1.4	
	TPS628437 soft-start time			0.7	1.0	
$t_{Startup\_delay}$	EN HIGH to start of switching delay	R2D = GND		330	560	$\mu\text{s}$
<b>POWER STAGE</b>						
$R_{DS(on)(HS)}$	High-side MOSFET on-resistance	$V_{IN} = 3.6\text{V}$ , $I_{OUT} = 300\text{mA}$		170	260	m $\Omega$
$R_{DS(on)(LS)}$	Low-side MOSFET on-resistance	$V_{IN} = 3.6\text{V}$ , $I_{OUT} = 300\text{mA}$		70	115	m $\Omega$
$I_{LKG\_SW}$	Leakage Current into SW-Pin	$V_{SW} = 0.7\text{V}$ , $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$		0	35	nA
$I_{LKG\_SW}$	Leakage Current into SW-Pin	$V_{SW} = 1.2\text{V}$ , $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$		0	45	nA
$I_{LKG\_SW}$	Leakage Current into SW-Pin	$V_{VIN} > V_{SW}$ , $V_{SW} = 3.3\text{V}$ , $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$		0	45	nA
<b>OVERCURRENT PROTECTION</b>						
$I_{HS(OC)}$	High-side peak current limit	$V_{IN} \geq 2.2\text{V}$	0.9	1.1	1.3	A
$I_{LS(OC)}$	Low-side valley current limit	$V_{IN} \geq 2.2\text{V}$	0.79	1.0	1.11	A
<b>OUTPUT DISCHARGE</b>						
$R_{DSCH\_VOS}$	Output discharge resistor on VOS pin	$V_{EN} = \text{GND}$ , $I(\text{VOS}) = -10\text{mA}$		7	22	$\Omega$
<b>THERMAL SHUTDOWN</b>						
$T_{J(SD)}$	Thermal shutdown threshold	Temperature rising		160		$^{\circ}\text{C}$
$T_{J(HYS)}$	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$

## 6.6 Typical Characteristics






## 7 Detailed Description

### 7.1 Overview

The TPS62843 is a high-frequency, synchronous step-down converter with ultra-low quiescent current of typically 275nA in a 0.84-mm<sup>2</sup> chip size. The device operates with a tiny 1- $\mu$ H inductor and 10- $\mu$ F output capacitor over the entire recommended operation range to provide one of the industry's smallest chip and solution size.

Using TI's DCS-Control topology, the device extends the high efficiency operation area down to microamperes of load current during power save mode operation. TI's DCS-Control (Direct Control with Seamless Transition into power save mode) is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control are excellent AC load regulation and transient response, low output ripple voltage, and a seamless transition between PFM and PWM mode operation. DCS-Control includes an AC loop that senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low-ESR capacitors.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Smart Enable and Shutdown (EN)

An internal 500kΩ resistor pulls the EN pin to GND and avoids floating the pin. This action prevents an uncontrolled start-up of the device in case the EN pin cannot be driven to low level safely. With EN low, the device is in shutdown mode. The device is turned on with EN set to a high level. The pulldown control circuit disconnects the pulldown resistor on the EN pin after the internal control logic and the reference have been powered up. With EN set to a low level, the device enters shutdown mode and the pulldown resistor is activated again. The high level of the EN pin must not exceed VIN voltage level.

### 7.3.2 Soft Start

After the device has been enabled with EN high, the device initializes and powers up the internal circuits. This action occurs during the regulator start-up delay time,  $t_{\text{Startup\_delay}}$ . After  $t_{\text{Startup\_delay}}$  expires, the internal soft-start circuitry ramps up the output voltage within the soft-start time,  $t_{\text{SS}}$ . See [Figure 7-1](#).

The start-up delay time,  $t_{\text{Startup\_delay}}$ , varies depending on the selected VSET value. The start-up delay is shortest with VSET = 0 and longest with VSET = 16.




Figure 7-1. Device Start-Up

### 7.3.3 VSET Pin: Output Voltage Selection

The output voltage is set with a single external resistor connected between the VSET pin and GND. After the device has been enabled and the control logic as well as the internal reference have been powered up, a R2D (resistor-to-digital) conversion is started to detect the external resistor,  $R_{\text{SET}}$ , within the regulator start-up delay time,  $t_{\text{Startup\_delay}}$ . An internal current source applies current through the external resistor and an internal ADC reads back the resulting voltage level. Depending on the level, an internal feedback divider network is selected to set the correct output voltage. After this R2D conversion is finished, the current source is turned off to avoid current flow through the external resistor. The circuit can detect resistive values, high-level, low-level, and a pin-open.

For a proper reading, ensure that there is no additional current path or capacitance greater than 30pF total to GND during R2D conversion. Otherwise, the additional current to GND is interpreted as a lower resistor value and a false output voltage is set. [Table 7-1](#) lists the correct resistor values for  $R_{\text{SET}}$  to set the appropriate output voltages. The R2D converter is designed to operate with resistor values out of the E96 table and requires 1% resistor value accuracy. The external resistor  $R_{\text{SET}}$  is not a part of the regulator feedback loop and has therefore no impact on the output voltage accuracy. Ensure that there is no other leakage path than the  $R_{\text{SET}}$  resistor at the VSET pin during an undervoltage lockout event. Otherwise, a false output voltage is set.

**表 7-1. Output Voltage Setting**

VSET	Output Voltage Setting [V]			R <sub>SET</sub> [Ω]
	TPS628436	TPS628437	TPS628438	
1	0.400	0.80	1.8	10.0k
2	0.425	0.85	1.9	12.1k
3	0.450	0.90	2.0	15.4k
4	0.475	0.95	2.1	18.7k
5	0.500	1.00	2.2	23.7k
6	0.525	1.05	2.3	28.7k
7	0.550	1.10	2.4	36.5k
8	0.575	1.15	2.5	44.2k
9	0.600	1.20	2.6	56.2k
10	0.625	1.25	2.7	68.1k
11	0.650	1.30	2.8	86.6k
12	0.675	1.35	2.9	105.0k
13	0.700	1.40	3.0	133.0k
14	0.725	1.45	3.1	162.0k
15	0.750	1.50	3.2	205.0k
16	0.775	1.55	3.3	249.0k or larger
17	0.8	1.6	3.4	V <sub>IN</sub>
0	1.0	1.8	3.6	GND

### 7.3.4 Undervoltage Lockout (UVLO)

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) comparator monitors the supply voltage. The UVLO comparator shuts down the device at an input voltage of 1.7V (maximum) with falling V<sub>IN</sub>. The device starts at an input voltage of 1.8V (maximum) rising V<sub>IN</sub>. After the device re-enters operation out of an undervoltage lockout condition, the device behaves like it does being enabled. The internal control logic is powered up and the external resistor at the VSET pin is read out.

### 7.3.5 Switch Current Limit, Short-Circuit Protection

The TPS62843 integrates a current limit on the high-side and low-side MOSFETs to protect the device against overload or short circuit conditions. The current in the switches is monitored cycle by cycle. If the high-side MOSFET current limit, I<sub>HS(OC)</sub> trips, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. After the inductor current through the low-side switch decreases beneath the low-side MOSFET current limit, I<sub>LS(OC)</sub>, the low-side MOSFET is turned off and the high-side MOSFET turns on again.

### 7.3.6 Thermal Shutdown

The junction temperature (T<sub>J</sub>) of the device is monitored by an internal temperature sensor. If T<sub>J</sub> exceeds the thermal shutdown temperature, T<sub>J(SD)</sub>, of 160°C (typical), the device enters thermal shutdown. Both the high-side and low-side power FETs are turned off. When T<sub>J</sub> decreases below the hysteresis amount of typically 20°C, the converter resumes operation, beginning with a soft start to the originally set V<sub>OUT</sub> (there is no R2D conversion of R<sub>SET</sub>). The thermal shutdown is not active in power save mode.

### 7.3.7 Output Voltage Discharge

The purpose of the output discharge function is to ensure a defined down-ramp of the output voltage when the device is disabled and to keep the output voltage close to 0V.

The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled. The minimum supply voltage required to keep the discharge function active is V<sub>IN</sub> > V<sub>TH\_UVLO(R)</sub>.

## 7.4 Device Functional Modes

### 7.4.1 Power Save Mode Operation

The DCS-Control topology supports power save mode operation. At light loads, the device operates in PFM (pulse frequency modulation) mode that generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shut down to achieve the lowest operating quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current. During the sleep periods, the current consumption is reduced to typically 275nA. This low quiescent current consumption is achieved by an ultra-low power voltage reference, an integrated high impedance feedback divider network, and an optimized power save mode operation.

In PFM mode, the switching frequency varies linearly with the load current. At medium and high load conditions, the device enters automatically PWM (pulse width modulation) mode and operates in continuous conduction mode with a nominal switch frequency  $f_{sw}$  of typically 1.5MHz. The switching frequency in PWM mode is controlled and depends on  $V_{IN}$  and  $V_{OUT}$ . The boundary between PWM and PFM mode is when the inductor current becomes discontinuous.

If the load current decreases, the converter seamlessly enters PFM mode to maintain high efficiency down to very light loads. Because DCS-Control supports both operation modes within one single building block, the transition from PWM to PFM mode is seamless with minimum output voltage ripple.

### 7.4.2 100% Mode Operation

The duty cycle of the buck converter operating in PWM mode is given as  $D = V_{OUT}/V_{IN}$ . The duty cycle increases as the input voltage comes close to the output voltage. In 100% duty cycle mode, the device keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences.

## 8 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The following sections discuss the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

### 8.2 Typical Application




図 8-1. TPS62843 Typical Application Circuit

#### 8.2.1 Design Requirements

表 8-1 shows the list of components for the application circuit and the characteristic application curves.


表 8-1. Components for Application Characteristic Curves

Reference	Description	Value	Size Code Inch [metric L × W × T]	Manufacturer
TPS628436, TPS628437, TPS628438	275nA- $I_Q$ buck converter		[1.05mm × 0.8mm × 0.4mm]	TI
$C_{IN}$	Ceramic capacitor GRM155R60J475ME47D	4.7µF	0402 [1.0mm × 0.5mm × 0.5mm]	Murata
L	Inductor DFE201610-1R0M	1µH	0806 [2.0mm × 1.6mm × 1.0mm]	Murata
$C_{OUT}$	Ceramic capacitor GRM155R60J106ME15D	10µF	0402 [1.0mm × 0.5mm × 0.5mm]	Murata
$R_{SET}$	See voltage setting table		0402 [1.0mm × 0.5mm × 0.5mm]	


#### 8.2.2 Detailed Design Procedure

Follow the passive component selection per the typical application circuit.


### 8.2.3 Application Curves




8-2. Efficiency at  $V_{OUT} = 0.4V$




8-3. Efficiency at  $V_{OUT} = 0.7V$




8-4. Efficiency at  $V_{OUT} = 1.2V$




8-5. Efficiency at  $V_{OUT} = 1.8V$




8-6. Efficiency at  $V_{OUT} = 3.3V$




8-7. Output Voltage vs Output Current at  $V_{OUT} = 1.2V$




8-8. Output Voltage vs Output Current at  $V_{OUT} = 0.7V$




8-9. Switching Frequency vs Output Current at  $V_{OUT} = 0.4V$




8-10. Switching Frequency vs Output Current at  $V_{OUT} = 0.7V$



8-11. Switching Frequency vs Output Current at  $V_{OUT} = 1.2V$



8-12. Switching Frequency vs Output Current at  $V_{OUT} = 1.8V$



8-13. Power Supply Rejection Ratio (PSRR) at  $V_{OUT} = 1.8V$




図 8-14. Typical Operation at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 100\mu A$




図 8-15. Typical Operation at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 20mA$




図 8-16. Typical Operation at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 400mA$




図 8-17. Load Transient at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 100\mu A$  to 20 mA




図 8-18. Load Transient at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 100\mu A$  to 400mA




図 8-19. Load Transient at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 5mA$  to 400mA






図 8-20. Load Transient at  $V_{OUT} = 1.2V$ ,  $I_{OUT} = 100\mu A$  to 20mA




図 8-21. Load Transient at  $V_{OUT} = 1.2V$ ,  $I_{OUT} = 100\mu A$  to 400mA




図 8-22. Load Transient at  $V_{OUT} = 1.2V$ ,  $I_{OUT} = 5mA$  to 400mA




図 8-23. AC Load Sweep at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 1mA$  to 600mA




図 8-24. AC Load Sweep at  $V_{OUT} = 1.2V$ ,  $I_{OUT} = 1mA$  to 600mA







図 8-25. Line Transient at  $V_{OUT} = 0.7V$ ,  $I_{OUT} = 400mA$ ,  $V_{IN} = 3.6V$  to 4.2V




8-26. Line Transient at  $V_{OUT} = 1.2V$ ,  $I_{OUT} = 400mA$ ,  $V_{IN} = 3.6V$  to  $4.2V$



8-27. Shutdown, Output Discharge at  $V_{OUT} = 0.7V$



8-28. Start-Up Delay Time,  $V_{SET} = GND$



8-29. Start-Up Delay Time,  $V_{SET} = 10kohms$

## 8.3 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage, and output current of the TPS62843.

## 8.4 Layout

### 8.4.1 Layout Guidelines

The pinout of the TPS62843 has been optimized to enable a single top layer PCB routing of the IC and its critical passive components such as  $C_{IN}$ ,  $C_{OUT}$ , and  $L$ . Furthermore, this pinout allows the user to connect tiny components such as 0201 (0603 Metric) size capacitors and 0402 (1005 Metric) size inductors. A solution size smaller than  $5mm^2$  can be achieved with a fixed output voltage. As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance. Providing a low inductance, low impedance ground path is critical. Therefore, use wide and short traces for the main current paths. Place the input capacitor as close as possible to the  $V_{IN}$  of the IC and GND pins. This placement is the most critical component placement. The VOS line is a sensitive, high impedance line and must be connected to the output capacitor and routed away from noisy components and traces (for example, the SW line) or other noise sources.

### 8.4.2 Layout Example




図 8-30. Layout Example (YKA Package)




図 8-31. Layout Example (DRL Package)

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

### 9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision B (September 2023) to Revision C (June 2024)</b>	<b>Page</b>
• 最小実効出力容量が 4 $\mu$ Fであることを明確化.....	1
• SOT563 パッケージからプレビューの注を削除.....	1
• Added a column for the SOT563 package to add the pin numbers for the SOT563 package.....	4
• Added an Input Buffer block to the EN pin in the functional block diagram.....	9
• Added a statement in the description saying " The high level of the EN pin must not exceed VIN voltage level" to clarify correct pin usage.....	10
• Deleted the term $I_{LIMF}$ and replaced with $I_{HS(OC)}$ for the high side FET and replaced with $I_{LS(OC)}$ for the low side FET.....	11
• Deleted the erroneous load transient plot (Output Voltage vs Output Current for $V_{OUT}$ 1.2V, and $I_{OUT}$ step = 100 $\mu$ A to 400mA) and replaced with the correct plot.....	14

---

<b>Changes from Revision A (May 2023) to Revision B (September 2023)</b>	<b>Page</b>
• ドキュメントに SOT563 パッケージを追加.....	1

---

<b>Changes from Revision * (January 2022) to Revision A (May 2023)</b>	<b>Page</b>
• ドキュメントのステータスを「事前情報」から「量産データ」に変更.....	1

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS628436DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	436	<a href="#">Samples</a>
TPS628436YKAR	ACTIVE	DSBGA	YKA	6	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	J	<a href="#">Samples</a>
TPS628437DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	437	<a href="#">Samples</a>
TPS628437YKAR	ACTIVE	DSBGA	YKA	6	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	K	<a href="#">Samples</a>
TPS628438DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	438	<a href="#">Samples</a>
TPS628438YKAR	ACTIVE	DSBGA	YKA	6	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	L	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS628436DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TPS628436YKAR	DSBGA	YKA	6	12000	180.0	8.4	0.9	1.16	0.47	2.0	8.0	Q1
TPS628437DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TPS628437YKAR	DSBGA	YKA	6	12000	180.0	8.4	0.9	1.16	0.47	2.0	8.0	Q1
TPS628438DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TPS628438YKAR	DSBGA	YKA	6	12000	180.0	8.4	0.9	1.16	0.47	2.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS628436DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS628436YKAR	DSBGA	YKA	6	12000	182.0	182.0	20.0
TPS628437DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS628437YKAR	DSBGA	YKA	6	12000	182.0	182.0	20.0
TPS628438DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS628438YKAR	DSBGA	YKA	6	12000	182.0	182.0	20.0


YCH0008



# PACKAGE OUTLINE

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YCH0008

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 50X



SOLDER MASK DETAILS  
NOT TO SCALE

4225328/B 06/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YCH0008

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm THICK STENCIL  
SCALE: 50X

4225328/B 06/2023

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


# DRL0006A



# PACKAGE OUTLINE

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



4223266/E 07/2024

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD

# EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:30X



4223266/E 07/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.




# EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4223266/E 07/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




YKA0006



PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 1.04 mm, Min = 0.98 mm  
 E: Max = 0.787 mm, Min = 0.727 mm

4223607/B 06/2023

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

# EXAMPLE BOARD LAYOUT


YKA0006

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:50X



SOLDER MASK DETAILS  
NOT TO SCALE

4223607/B 06/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YKA0006

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm - 0.1 mm THICK STENCIL  
SCALE:50X

4223607/B 06/2023

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated