TPS631010 および TPS631011 1.5A 出力電流、昇降圧コンバータ、小型ウエハ

チップ スケール パッケージ

1 特長

- 入力電圧範囲:1.6V~5.5V
 - スタートアップ時のデバイス入力電圧 > 1.65V
- 出力電圧範囲 (調整可能):1.2V~5.5V
 - PFM モードでは 1.0V の V_{OUT} をサポート
- 高い出力電流能力、3Aピークスイッチ電流
 - V_{IN} ≧ 3V、V_{OUT} = 3.3V 時の出力電流:2A
 - V_{IN} ≧ 2.7V、V_{OLIT} = 3.3V 時の出力電流:1.5A
- アクティブな出力放電 (TPS631011 のみ)
- 全負荷範囲にわたって高効率を実現
 - 静止電流:8µA (代表値)
 - 自動パワー セーブ モードおよび強制 PWM モー ドを構成可能
- ピーク電流昇降圧モードアーキテクチャ
 - シームレスなモード遷移
 - 順方向および逆方向電流動作
 - あらかじめ出力にバイアスを印加した状態で起動
 - 2MHz スイッチングの固定周波数動作
- 安全性と堅牢な動作機能
 - 過電流保護および短絡保護
 - アクティブ ランプを採用したソフト スタート機能内
 - 過熱保護および過電圧保護
 - 負荷の切り離しを伴う真のシャットダウン機能
 - 順方向および逆方向の電流制限
- 小型ソリューション サイズ
 - 小型 1µH インダクタ
 - 1.803mm × 0.905mm (WCSP)

2 アプリケーション

- **TWS**
- システム・プリレギュレータ (スマートフォン、タブレット、 端末、テレマティクス)
- ポイント・オブ・ロード・レギュレーション (有線センサ、 ポート/ケーブル・アダプタ、ドングル)
- 指紋、カメラ・センサ (電子スマート・ロック、IP ネットワ ーク・カメラ)
- 電圧スタビライザ (データコム、光モジュール、冷却 / 加熱)

3 概要

TPS631010 および TPS631011 は、超小型ウエハ チッ プ スケール パッケージに封止された定周波数ピーク電流 モード制御昇降圧コンバータです。3A のピーク電流制限 (標準値) と 1.6V ~ 5.5V の入力電圧範囲を備え、システ ム プリレギュレータと電圧スタビライザの電源ソリューション を提供します。


TPS631010 および TPS631011 は入力電圧に応じて自 動的に昇圧モード、降圧モード、3 サイクル昇降圧モード (入力電圧が出力電圧とほぼ等しい場合)で動作します。 モード間の遷移は定義されたデューティ サイクルで発生 し、モード間の不要な切り替えが避けられるので出力電圧 リップルを減らすことができます。8µA の静止電流とパワー セーブ モードにより、軽負荷から無負荷までの状況で最 高の効率を実現します。

これらのデバイスは、WCSP で非常に小型のソリューショ ンサイズを実現しています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)		
TPS631010	WCSP	1.803mm × 0.905mm		
TPS631011	VVCSF	1.00311111 ^ 0.90311111		

(1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



効率と出力電流との関係 (V_{OUT} = 3.3V)






Table of Contents


1 特長 1	8 Application and Implementation	10
2 アプリケーション1	8.1 Application Information	10
3 概要1	8.2 Typical Application	10
4 Device Comparison Table	8.3 Power Supply Recommendations	18
5 Pin Configuration and Functions	8.4 Layout	18
6 Specifications4	9 Device and Documentation Support	19
6.1 Absolute Maximum Ratings4	9.1 Device Support	19
6.2 ESD Rating4		19
6.3 Recommended Operating Conditions4		19
6.4 Thermal Information4	9.4 Trademarks	19
6.5 Electrical Characteristics5	9.5 静電気放電に関する注意事項	19
7 Detailed Description6	9.6 用語集	19
7.1 Overview6	10 Revision History	20
7.2 Functional Block Diagram6	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description6		21
7.4 Device Functional Modes9	11.1 Mechanical Data	<mark>22</mark>



4 Device Comparison Table

PART NUMBER	Output Discharge	
TPS631010	No	
TPS631011	YES	

5 Pin Configuration and Functions






図 5-1. 8-Pin YBG WCSP Package (Top View)

表 5-1. Pin Functions

PI	PIN I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VIN	A1	PWR	Supply input voltage
EN	A2	I	Device enable. Set High to enable and Low to disable. It must not be left floating.
LX1	B1	PWR	Inductor switching node of the buck stage
MODE	B2	I	PFM/PWM selection. Set Low for power save mode, set High for forced PWM. It must not be left floating.
LX2	C1	PWR	Inductor switching node of the boost stage
GND	C2	PWR	Power ground
VOUT	D1	PWR	Power stage output
FB	D2	I	Voltage feedback. Sensing pin

(1) PWR = power, I = input

3

Product Folder Links: TPS631010 TPS631011

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V	Input voltage (VIN, LX1, LX2, VOUT, EN, FB, MODE)(2)	-0.3	6.0	V
V _I	Input voltage for less than 10 ns (LX1, LX2) ⁽²⁾	-2.0	7.0	V
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Rating

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JS-002 ⁽²⁾	± 500	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VI	Supply voltage		1.6		5.5	V
Vo	Output voltage		1.2		5.5	V
Cı	Effective Input capacitance	V _I = 1.6 V to 5.5 V	4.2			μF
Co	Effective Output capacitance	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 3.6 \text{ V}$, nominal value at $\text{V}_{\text{O}} = 3.3 \text{ V}$	10.4	16.9	330	μF
		3.6 V < V _O ≤ 5.5 V, nominal value at V _O = 5 V	7.95	10.6	330	μF
L	Effective Inductance		0.7	1	1.3	μH
TJ	Operating junction temperature range		-40		125	°C

6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		TPS631010 TPS631011	
	THERMAL METRIC	YBG(WCSP)	UNIT
		8 pins	
R _{OJA}	Junction-to-ambient thermal resistance	84	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	0.7	°C/W
R _{OJB}	Junction-to-board thermal resistance	43.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	43.7	°C/W
R _{OJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SLVSGO6

⁽²⁾ All voltage values are with respect to network ground terminal, unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.5 Electrical Characteristics

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at $V_1 = 3.8 \text{ V}$, $V_0 = 3.3 \text{ V}$ and $T_1 = 25 ^{\circ}\text{C}$ (unless otherwise noted).

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY								
I _{SD}	Shutdown current into VIN		V _I = 3.8 V, V _(EN) = 0 V	T _J = 25°C		0.5	0.9	μA
 I _Q	Quiescent current into VIN		V _I = 2.2 V, V _O = 3.3 V, V _{(E}	N) = 2.2 V, no switching		0.15	6.1	μA
 I _Q	Quiescent current into VOUT	•	V _I = 2.2 V, V _O = 3.3 V, V _{(E}	<i>'</i>		8		μA
V _{IT+}	Positive-going UVLO thresho	old voltage	, , ,		1.5	1.55	1.599	V
V _{IT-}	Negative-going UVLO thresh	old voltage	During start-up		1.4	1.45	1.499	V
V _{hys}	UVLO threshold voltage hyst	eresis			99			mV
V _{I(POR)T+}	Positive-going POR threshol	d voltage ⁽¹⁾	maximum of V _I or V _O		1.25	1.45	1.65	V
V _{I(POR)T-}	Negative-going POR thresho	ld voltage ⁽¹⁾			1.22	1.43	1.6	V
I/O SIGNAL	LS							
V _{T+}	Positive-going threshold voltage	EN, MODE			0.77	0.98	1.2	V
V _T -	Negative-going threshold voltage	EN, MODE			0.5	0.66	0.76	V
V _{hys}	Hysteresis voltage	EN, MODE				300		mV
I _{IH}	High-level input current	EN, MODE	V _(EN) = V _(MODE) = 1.5 V, no pullup resistor			±0.01	±0.25	μA
I _{IL}	Low-level input current	EN, MODE	$V_{(EN)} = V_{(MODE)} = 0 V,$			±0.01	±0.1	μΑ
	Input bias current	EN, MODE	V _(EN) = 5.5 V			±0.01	±0.3	μA
POWER SV	WITCH							
		Q1				45		mΩ
rno()	On-state resistance	Q2	$V_1 = 3.8 \text{ V}, V_0 = 3.3 \text{ V},$			50		mΩ
r _{DS(on)}	On-state resistance	Q3	test current = 0.2 A			50		mΩ
		Q4				85		mΩ
CURRENT	LIMIT							
	(0)			Output sourcing current	2.6	3	3.35	Α
I _{L(PEAK)}	Switch peak current limit (2)	Q1	V _O = 3.3 V	Output sinking current, V _I = 3.3 V	-0.7	-0.55	-0.45	Α
	PFM mode entry threshold (p	oeak) current	I _O falling			145		mA
OUTPUT								
I _{DIS}	TPS631011 Output discharge	e current	EN = LOW, $V_I = 2.2V V_O$	= 3.3V		-67		mA
CONTROL	[FEEDBACK PIN]		_					
V_{FB}	Reference voltage on feedba	ıck pin			495	500	505	mV
PROTECTI	ION FEATURES							
V _{T+(OVP)}	Positive-going OVP threshold voltage	d			5.55	5.75	5.95	V
$V_{T+(IVP)}$	Positive-going IVP threshold voltage				5.55	5.75	5.95	V
T _{SD_R}	Thermal shutdown threshold	temperature	T _J rising			160		°C
T _{SD_HYS}	Thermal shutdown hysteresis	3				25		°C
TIMING PA	RAMETERS							
t _{d(EN)}	Delay between a rising edge and the start of the output vo					0.87	1.5	ms
t _{d(ramp)}	Soft-start ramp time				6.42	7.55	8.68	ms
f _{SW}	Switching frequency				1.8	2	2.2	MHz

¹⁾ The POR (Power On Reset) threshold is the minimum supply of the internal VMAX block that allows the device to operate


⁽²⁾ Current limit production test are performed under DC conditions. The current limit in operation is somewhat higher and depending on propagation delay and the applied external components

7 Detailed Description

7.1 Overview

The TPS631010 and TPS631011 are constant frequency peak current mode control buck-boost converters. The converters use a fixed-frequency topology with approximately 2-MHz switching frequency. The modulation scheme has three clearly defined operation modes where the converters enter with defined thresholds over the full operation range of V_{IN} and V_{OUT} . The maximum output current is determined by the Q1 peak current limit, which is typically 3 A.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The input voltage of the VIN pin is continuously monitored if the device is not in shutdown mode. UVLO only stops or starts the converter operation. The UVLO does not impact the core logic of the device. UVLO avoids a brownout of the device during device operation. In case the supply voltage on the VIN pin is lower than the negative-going threshold of UVLO, the converter stops its operation. To avoid a false disturbance of the power conversion, the UVLO falling threshold logic signal is digitally de-glitched.

If the supply voltage on the VIN pin recovers to be higher than the UVLO rising threshold, the converter returns to operation. In this case, the soft-start procedure restarts faster than under start-up without a pre-biased output.

7.3.2 Enable and Soft Start




図 7-1. Typical Soft-Start Behavior

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2V, the TPS631010 and TPS631011 are enabled and start up after a short delay time, $t_{d(EN)}$.

The devices have an inductor peak current clamp to limit the inrush current during start-up. When the minimum current clamp $(I_{L(lim_SS)})$ is lower than the current that is necessary to follow the voltage ramp, the current automatically increases to follow the voltage ramp. The minimum current limit maintains as fast as possible soft start if the capacitance is chosen lower than what the ramp time $t_{d(RAMP)}$ was selected for.

In a typical start-up case as shown in \boxtimes 7-1 (low output load, typical output capacitance), the minimum current clamp limits the inrush current and charges the output capacitor. The output voltage then rises faster than the reference voltage ramp (see phase A in \boxtimes 7-1). To avoid an output overshoot, the current clamp is deactivated when the output is close to the target voltage and follows the reference voltage ramp slew value given by the voltage ramp, which is finishing the start up (see phase B in \boxtimes 7-1). The transition from the minimum current clamp operation is sensed by using the threshold $V_{T+(UVP)}$, which is typically 90% of the target output voltage. After phase B, the output voltage is well regulated to the nominal target voltage. The current waveform depends on the output load and operation mode.

7.3.3 Adjustable Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is given by V_{FB} . The recommended low-side resistor R2 (between FB and GND) is below 100 kΩ. The high-side resistor R1 (between FB and VOUT) is calculated by $\stackrel{\sim}{\to}$ 1.

$$R1 = R2 \times (V_{OUT} / V_{FB} - 1) \tag{1}$$

The typical V_{FB} voltage is 0.5 V.

7.3.4 Mode Selection (PFM/FPWM)

The mode pin is a digital input to enable PFM/FPWM.

When the MODE pin is connected to logic low, the device works in auto PFM mode. The device features a power save mode to maintain the highest efficiency over the full operating output current range. PFM automatically changes the converter operation from CCM to pulse frequency modulation.

When the MODE pin is connected to logic high, the device works in forced PWM mode, regardless of the output current, to achieve minimum output ripple.

7.3.5 Output Discharge

TPS631011 provides an active pull down current(67mA typ) to quickly discharge output when the EN is logic low. With this function, the VOUT is connected to ground through internal circuitry, preventing the output from "floating" or entering into an undetermined state. The output discharge function makes the power on and off sequencing smooth. Pay attention to the output discharge function if use this device in applications such as power multiplexing, because the output discharge circuitry creates a constant current path between the multiplexer output and the ground.

7.3.6 Reverse Current Operation

The device can support reverse current operation (the current flows from VOUT pin to VIN pin) in FPWM mode. If the output feedback voltage on the FB pin is higher than the reference voltage, the converter regulation forces a current into the input capacitor. The reverse current operation is independent of the V_{IN} voltage or V_{OUT} voltage ratio, hence it is possible on all device operation modes boost, buck, or buck-boost.

7.3.7 Protection Features

The following sections describe the protection features of the device.

7.3.7.1 Input Overvoltage Protection

The TPS631010 and TPS631011 have input overvoltage protection which avoids any damage to the device in case the current flows from the output to the input and the input source cannot sink current (for example, a diode in the supply path).

If forced PWM mode is active, the current can go negative until it reaches the sink current limit. Once the input voltage threshold, $V_{T+(IVP)}$, is reached on the VIN pin, the protection disables forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, forced PWM mode can be activated again.

7.3.7.2 Output Overvoltage Protection

The devices have the output overvoltage protection which avoids any damage to the device in case the external feedback pin is not working properly.

If the output voltage threshold $V_{T+(OVP)}$ is reach on the VOUT pin, the protection disables converter power stage and enters a high impedance at the switch nodes.

7.3.7.3 Short Circuit Protection

The device features peak current limit performance at short circuit protection. Z 7-2 shows a typical device behavior of an short/overload event of the short circuit protection.




図 7-2. Typical Device Behavior During Short Circuit Protection

7.3.7.4 Thermal Shutdown

To avoid thermal damage of the device, the temperature of the die is monitored. The device stops operation once the sensed temperature rises over the thermal threshold. After the temperature drops below the thermal shutdown hysteresis, the converter returns to normal operation.

7.4 Device Functional Modes

The device has two functional modes: off and on. The device enters the on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters the off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.




図 7-3. Device Functional Modes

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS631010 and TPS631011 are a high-efficiency, low-quiescent current, buck-boost converters. The device is suitable for applications needing a regulated output voltage from an input supply that can be higher or lower than the output voltage.

8.2 Typical Application




図 8-1. 3.3-V_{OUT} Typical Application

8.2.1 Design Requirements

The design parameters are listed in 表 8-1.

PARAMETERS

Input voltage

Output voltage

Output current

1.5 A

表 8-1. Design Parameters

8.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, Recommended Operating Conditions outlines minimum and maximum values for inductance and capacitance. Pay attention to the tolerance and derating when selecting nominal inductance and capacitance.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

8.2.2.1 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- · Inductor ripple current
- · Output voltage ripple
- · Transition point into power save mode
- Efficiency

See 表 8-2 for typical inductors.

For high efficiencies, the inductor with a low DC resistance is needed to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. Core losses need to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using \pm 3. Only the equation that defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (2)

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(3)

where:

- D = duty cycle in boost mode
- f = converter switching frequency (typical 2 MHz)
- L = inductor value
- η = estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

注

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using \pm 3. Possible inductors are listed in \pm 8-2.



表 8-2. List of Recommended Inductors

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER ⁽¹⁾	SIZE (L × W × H mm)
1	4.3	42	DFE252012P-1R0M=P2	MuRata	2.5 × 2.0 × 1.2
1	4.2	43	HTEK20161T-1R0MSR	Cyntec	2.0 × 1.6 × 1.0
1	2.2	75	MAKK2016T1R0M (2)	Taiyo Yuden	2.0 × 1.6 × 1.0
1	2.0	144	DFE18SAN1R0ME0 (2)	Murata	1.6 × 0.8 × 0.8

- (1) See the セクション 9.1.1.
- (2) This inductor does not support full output current range.

8.2.2.2 Output Capacitor Selection

For the output capacitor, use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended toal nominal output capacitor value is 47µF. If, for any reason, the application requires the use of large capacitors that cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor, and place the small capacitor as close as possible to the VOUT and PGND pins of the IC.

It is important that the effective capacitance is given according to the recommended value in Recommended Operating Conditions. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response over/undershoot and increases transient response time. Possible output capacitors are listed in $\frac{1}{8}$ 8-3.

表 8-3. List of Recommended Capacitors

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	NG [V] ESR [mΩ] PART NUMBER		MANUFACTURER ⁽¹⁾	SIZE (METRIC)	
47	6.3	10	GRM219R60J476ME44	Murata	0805 (2012)	
47	10	40	CL10A476MQ8QRN	Semco	0603 (1608)	

(1) See the セクション 9.1.1.

8.2.2.3 Input Capacitor Selection

A $22\mu\text{F}$ input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of $47\mu\text{F}$ is a typical choice.

表 8-4. List of Recommended Capacitors

CAPACITOR VALUE [μF] VOLTAGE RATING [V]		ESR [mΩ]	PART NUMBER	MANUFACTURER ⁽¹⁾	SIZE (METRIC)	
22	6.3	43	GRM187R61A226ME15	Murata	0603 (1608)	
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)	

(1) See the セクション 9.1.1.

English Data Sheet: SLVSGO6

8.2.2.4 Setting the Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500mV nominal.

Keep the low-side resistor R2 (between FB and GND) below 100k Ω . The high-side resistor (between FB and VOUT) R1 is calculated with ± 4 .

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (4)

where

V_{FB} = 500mV


表 8-5. Resistor Selection For Typical Output Voltages

	•	
V _{OUT}	R1	R2
2.5V	365K	91K
3.3V	511K	91K
3.6V	562K	91K
5V	806K	91K


English Data Sheet: SLVSGO6



8.2.3 Application Curves








English Data Sheet: SLVSGO6








表 8-6. Components for Application Characteristic Curves for Vout = 3.3V

TON (2)				
IOI4 ()	PART NUMBER	MANUFACTURER ⁽¹⁾		
Buck-Boost Converter	TPS631010 or TPS631011	Texas Instruments		
mm, 4.3A, 42mΩ	DFE252012P-1R0M=P2	MuRata		
pacitor, ±20%, 6.3V	GRM187R61A226ME15	Murata		
pacitor, ±20%, 6.3V	GRM219R60J476ME44	Murata		
or, 1%, 100mW	Standard	Standard		
or 1% 100mW	Standard	Standard		
	pacitor, ±20%, 6.3V	pacitor, ±20%, 6.3V GRM219R60J476ME44 or, 1%, 100mW Standard		

(1) See the セクション 9.1.1.

(2) For other output voltages, refer to 表 8-5 for resistor values.

8.3 Power Supply Recommendations

The TPS631010 and TPS631011 have no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current.

8.4 Layout

8.4.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the device.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route wide
 and direct traces to the input and output capacitors results in low trace resistance and low parasitic
 inductance.
- The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

8.4.2 Layout Example




図 8-24. Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

9.1.2 Development Support

9.1.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS631010 and TPS631011 with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN}, V_{OUT} and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you can:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19



10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (August 2023) to Revision B (January 2025)						
Added YBG0008-C02 mechanical data						
Changes from Revision * (December 2022) to Revision A (August 2023)	Page					
Changes from Revision * (December 2022) to Revision A (August 2023) TPS631011 の初回リリース	<u>-</u>					
TPS631011 の初回リリース	1					
	1					

English Data Sheet: SLVSGO6



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21




11.1 Mechanical Data

PACKAGE OUTLINE

YBG0008-C02

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.




EXAMPLE BOARD LAYOUT

YBG0008-C02

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

23




EXAMPLE STENCIL DESIGN

YBG0008-C02

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated www.ti.com 10-Jan-2025

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS631010YBGR	ACTIVE	DSBGA	YBG	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1NS	Samples
TPS631011YBGR	ACTIVE	DSBGA	YBG	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	10M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com 10-Jan-2025



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated