**TPS65094** 



# TPS65094 Intel™ Apollo Lake プラットフォーム用 PMIC

#### 1 特長

- 5.6V~21V の広い V<sub>IN</sub> 範囲
- D-CAP2™トポロジを採用した3つの可変出力電圧同 期整流

降圧型コントローラ

- 一般的なアプリケーションの場合、外部 FET を使 用して BUCK1 (VNN) で 5A、BUCK6 (VDDQ) で 7A、BUCK2 (VCCGI) で 21A
- BUCK1, BUCK2 Ø I<sup>2</sup>C 動的電圧スケーリング (DVS) 制御 (10mV 刻 みで 0.5V~1.45V)
- BUCK6 (VDDQ) のデフォルト出力電圧を OTP で プログラム可能
- 出力電圧可変の3つの同期整流降圧型コンバータ (DCS-Control トポロジ使用および I<sup>2</sup>C DVS 機能搭 載)
  - V<sub>IN</sub> 範囲:4.5V~5.5V
  - BUCK3 (VCCRAM) で 3A の出力電流
  - 一般的なアプリケーションの場合、BUCK4 (V1P8A) と BUCK5 (V1P24A) で 2A の出力電流
- 出力電圧可変の 3 つの LDO レギュレータ
  - LDOA1: I<sup>2</sup>C により、出力電圧を 1.35V~3.3V の 範囲で選択可能、最大出力電流 200mA
  - LDOA2 および LDOA3: I<sup>2</sup>C により、出力電圧を 0.7V~1.5V の範囲で選択可能、最大出力電流 600mA
- DDR メモリ終端用の VTT LDO
- スルーレート制御付きの3つの負荷スイッチ
  - 最大 400mA の出力電流、電圧降下は公称入力 電圧の 1.5% 未満
  - 入力電圧 1.8V において R<sub>DSON</sub> < 96mΩ</li>
- I2C インターフェイス (デバイス アドレス 0x5E) により 次のモードをサポート
  - Standard mode (100 kHz)
  - Fast mode (400kHz)
  - Fast mode plus (1 MHz)

#### 2 アプリケーション

- 2、3、4 直列セルのリチウムイオン バッテリ駆動の製品 (NVDC または非 NVDC)
- 壁面電源を使用する設計、特に 12V 電源を使用する
- タブレット、ウルトラブック™、ノートブックコンピュータ
- モバイル PC およびモバイル インターネット デバイス

### 3 概要

TPS65094 デバイスは、特に最新の Intel™ プロセッサ向 けに設計されたシングル チップ ソリューションのパワー マ ネージメント IC (PMIC) であり、2S、3S、4S のリチウムイ オン バッテリ パック (NVDC または非 NVDC 電源アーキ テクチャ)を使用するタブレット、Ultrabook、ノート PC、産 業用 PC、モノのインターネット (IOT) アプリケーションや、 壁面電源を使用するアプリケーションを対象としています。 TPS65094 デバイスは、最小フットプリント、最低コストの システム電源ソリューション向けに低電圧レールを統合し た基本的なシステムに使用されます。TPS65094 デバイ スは、Intel のリファレンス デザインを基礎として、完全な電 源ソリューションを提供します。6 つの高効率降圧型レギュ レータ (VR)、1 つのシンクまたはソース LDO (VTT)、、1 つの負荷スイッチを電源オン シーケンス ロジックで制御 し、DDR3 および DDR4 メモリの電源も含めて、適切な電 源レール、シーケンシング、保護を実現します。最大限の 効率を得るため、2 つのレギュレータ (BUCK1 および BUCK2) は動的電圧スケーリング (DVS) をサポートして います (接続スタンバイもサポートしています)。 高周波数 VR は、小さなインダクタとコンデンサを使用できるため、ソ リューションを小型化できます。 I<sup>2</sup>C インターフェイスによ り、組み込みコントローラ (EC) またはシステム オン チップ (SoC) を使用して簡単に制御できます。

この PMIC は、8mm × 8mm、単一列の VQFN パッケー ジで供給され、放熱特性改善と基板配線の簡略化のため にサーマルパッドが付属します。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
TPS65094	VQFN (64)	8.00mm × 8.00mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



## **Table of Contents**

1	特長	1
2	アプリケーション	1
3	概要	1
4	Device Options	3
	4.1 OTP Comparison	<mark>3</mark>
5	Pin Configuration and Functions	4
6	Specifications	<mark>8</mark>
	6.1 Absolute Maximum Ratings	<mark>8</mark>
	6.2 ESD Ratings	8
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	9
	6.5 Electrical Characteristics: Total Current	
	Consumption	<mark>9</mark>
	6.6 Electrical Characteristics: Reference and	
	Monitoring System	9
	6.7 Electrical Characteristics: Buck Controllers	10
	6.8 Electrical Characteristics: Synchronous Buck	
	Converters	
	6.9 Electrical Characteristics: LDOs	
	6.10 Electrical Characteristics: Load Switches	20
	6.11 Digital Signals: I <sup>2</sup> C Interface	21
	6.12 Digital Input Signals (LDOLS_EN, SWA1_EN,	
	THERMTRIPB, PMICEN, SLP_S3B, SLP_S4B,	
	SLP_S0B)	22
	6.13 Digital Output Signals (IRQB, RSMRSTB,	
	PCH PWROK, PROCHOT)	22

6.14 Timing Requirements	22
6.15 Switching Characteristics	22
6.16 Typical Characteristics	23
7 Detailed Description	25
7.1 Overview	25
7.2 Functional Block Diagram	26
7.3 Feature Description	28
7.4 Device Functional Modes	
7.5 Programming	44
7.6 Register Maps	
8 Application and Implementation	
8.1 Typical Application	
8.2 Specific Application for TPS650944	
8.3 Dos and Don'ts	
8.4 Layout	
9 Device and Documentation Support	
9.1 Device Support	
9.2 Documentation Support	
9.3ドキュメントの更新通知を受け取る方法	
9.4 サポート・リソース	
9.5 Trademarks	79
9.6 静電気放電に関する注意事項	79
9.7 用語集	79
10 Revision History	79
11 Mechanical, Packaging, and Orderable	
Information	81



## **4 Device Options**

## 4.1 OTP Comparison

表 4-1 summarizes the differences between the various TPS65094x family OTPs.

#### 表 4-1. Summary of TPS65094x OTP Differences

	TPS650940	TPS650941	TPS650942	TPS650944	TPS650945	TPS650947
DDR	LPDDR4	LPDDR3	DDR3L	LPDDR4	LPDDR4	DDR3L
BUCK6 Voltage	1.1 V	1.2 V	1.35 V	1.1 V	1.1 V	1.35 V
VTT Disabled	Yes	No	No	Yes	Yes	No
VTT I <sub>OCP</sub> (minimum)	0.95 A	0.95 A	1.8 A	1.8 A	0.95 A	1.8 A
SWB1_2 controlled by SLP_S4B (V1P8U)	Yes	Yes	No	Yes	Yes	No
SWB1_2 controlled by SLP_S3B	No	No	Yes	No	No	Yes
Pin 14 Usage	LDOLS_EN	LDOLS_EN	LDOLS_EN	SWA1_EN	LDOLS_EN	LDOLS_EN
LDOA1 Always On	No	No	No	Yes	No	No
LDOA1 Default Voltage	3.3 V	3.3 V	3.3 V	1.8 V	3.3 V	3.3 V
LDOA2 Default Voltage	1.2 V	1.2 V	1.2 V	0.7 V	1.2 V	1.2 V
LDOA3 Default Voltage	1.25 V	1.25 V	1.25 V	0.7 V	1.25 V	1.25 V
PMICEN Low Forces Reset	Yes	Yes	Yes	No	Yes	Yes
DEVICEID Register	8h	29h	1Ah	Ch	Dh	Fh
BUCK3-5 Mode	Auto	Auto	Auto	Auto	Forced PWM	Forced PWM


注

Using OTP parts *TPS650945* & *TPS650947* with Forced PWM mode for Bucks 3-5 is strongly recommended to avoid abnormal frequency switching and minimize noise at light loads. Voltage undershoot or overshoot may be observed when operating with light load in Auto mode, and can lead to shutdown.

3



## 5 Pin Configuration and Functions



The thermal pad must be connected to the system power ground plane.

RSK Package 64-Pin VQFN With Thermal Pad Top View

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SWCS133

4



#### 表 5-1. Pin Functions

	PIN		SUPPLY, OP	
NO.	NAME	I/O	VOLTAGE LEVEL	DESCRIPTION
SMPS R	EGULATORS			
1	FBGND2	ı		Remote negative feedback sense for BUCK2 controller. Connect to VCCGI VSS SENSE sent from the SoC to the PMIC.
2	FBVOUT2	ı		Remote positive feedback sense for BUCK2 controller. Connect to VCCGI VCC SENSE sent from the SoC to the PMIC.
3	DRVH2	0	VSYS + 5 V	High-side gate driver output for BUCK2 controller
4	SW2	I		Switch node connection for BUCK2 controller
5	BOOT2	ı	VSYS + 5 V	Bootstrap pin for BUCK2 controller. Connect a 100-nF ceramic capacitor between this pin and SW2 pin.
6	PGNDSNS2	1		Power GND connection for BUCK2. Connect to ground terminal of external low-side FET.
7	DRVL2	0	5 V	Low-side gate driver output for BUCK2 controller
8	DRV5V_2_A1	ı	5 V	5-V supply to BUCK2 gate driver and LDOA1. Bypass to ground with a 2.2-µF (typical) ceramic capacitor. Shorted on board to LDO5P0 pin.
10	LX3	0		Switch node connection for BUCK3 converter. Connect to a 0.47- $\mu$ H (typical) inductor with less than 50-m $\Omega$ DCR.
11	PVIN3	1	5 V	Power input to BUCK3 converter. Bypass to ground with a 10-μF (typical) ceramic capacitor.
12	FB3	ı		Remote feedback sense for BUCK3 converter. Connect to positive terminal of output capacitor.
20	LX5	0		Switch node connection for BUCK5 converter. Connect to a 0.47- $\mu$ H (typical) inductor with less than 50- $m\Omega$ DCR.
21	PVIN5	1	5 V	Power input to BUCK5 converter. Bypass to ground with a 10-μF (typical) ceramic capacitor.
22	FB5	1		Remote feedback sense for BUCK5 converter. Connect to positive terminal of output capacitor.
23	FB4	ı		Remote feedback sense for BUCK4 converter. Connect to positive terminal of output capacitor.
24	PVIN4	ı	5 V	Power input to BUCK4 converter. Bypass to ground with a 10-µF (typical) ceramic capacitor.
25	LX4	0		Switch node connection for BUCK4 converter. Connect to a 0.47- $\mu$ H (typical) inductor with less than 50- $m\Omega$ DCR.
29	FBVOUT1	1		Remote feedback sense for BUCK1 controller. Connect to VNN VCC SENSE sent from the SoC to the PMIC.
30	ILIM1	1		Current limit set pin for BUCK1 controller. Fit a resistor from this pin to ground to set current limit of external low-side FET.
33	DRVH1	0	VSYS + 5 V	High-side gate driver output for BUCK1 controller
34	SW1	I		Switch node connection for BUCK1 controller
35	BOOT1	1	VSYS + 5 V	Bootstrap pin for BUCK1 controller. Connect a 100-nF ceramic capacitor between this pin and SW1 pin.
36	PGNDSNS1	1		Power GND connection for BUCK1. Connect to ground terminal of external low-side FET.
37	DRVL1	0	5 V	Low-side gate driver output for BUCK1 controller
38	DRV5V_1_6	ı	5 V	5-V supply to BUCK1 and BUCK6 gate drivers. Bypass to ground with a 2.2-μF (typical) ceramic capacitor. Shorted on board to LDO5P0 pin.
39	DRVL6	0	5 V	Low-side gate driver output for BUCK6 controller
40	PGNDSNS6	ı		Power GND connection for BUCK6. Connect to ground terminal of external low-side FET.
41	воот6	ı	VSYS + 5 V	Bootstrap pin for BUCK6 controller. Connect a 100-nF ceramic capacitor between this pin and SW6 pin.

English Data Sheet: SWCS133



# 表 5-1. Pin Functions (続き)

	PIN		SUPPLY, OP	The first distance (whee)
NO.	NAME	I/O	VOLTAGE LEVEL	DESCRIPTION
42	SW6	I		Switch node connection for BUCK6 controller
43	DRVH6	0	VSYS + 5 V	High-side gate driver output for BUCK6 controller
44	FBVOUT6	I		Remote feedback sense for BUCK6 controller. Connect to positive terminal of output capacitor.
45	ILIM6	I		Current limit set pin for BUCK6 controller. Fit a resistor from this pin to ground to set current limit of external low-side FET.
64	ILIM2	ı		Current limit set pin for BUCK2 controller. Fit a resistor from this pin to ground to set current limit of external low-side FET.
LDO and	LOAD SWITCHES			
9	LDOA1	0	1.35–3.3 V	LDOA1 output. Bypass to ground with a 4.7-μF (typical) ceramic capacitor. Leave floating when not in use.
17	SWB1	0	0.5–3.3 V (1.8-V Typical)	Output of load switch B1. Bypass to ground with a 0.1-µF (typical) ceramic capacitor. Short with SWB2.
18	PVINSWB1_B2	I	0.5–3.3 V (1.8-V Typical)	Power supply to load switch B1 and B2. Bypass to ground with a 1-µF (typical) ceramic capacitor to improve transient performance. Connect to ground when not in use.
19	SWB2	0	0.5–3.3 V (1.8-V Typical)	Output of load switch B2. Bypass to ground with a 0.1-µF (typical) ceramic capacitor. Short with SWB1. Leave floating when not in use.
31	SWA1	0	0.5–3.3 V	Output of load switch A1. Bypass to ground with a 0.1-µF (typical) ceramic capacitor. Leave floating when not in use.
32	PVINSWA1	ı	0.5–3.3 V	Power supply to load switch A1. Bypass to ground with a 1-µF (typical) ceramic capacitor to improve transient performance. Connect to ground when not in use.
46	PVINVTT	I	VDDQ	Power supply to VTT LDO. Bypass to ground with a 10-µF (minimum) ceramic capacitor. Connect to ground when not in use.
47	VTT	0	VDDQ / 2	Output of load VTT LDO. Bypass to ground with 2× 22-µF (minimum) ceramic capacitors. Leave floating when not in use.
48	VTTFB	I	VDDQ / 2	Remote feedback sense for VTT LDO. Connect to positive terminal of output capacitor. Short to GND when not in use.
49	LDOA3	0	0.7–1.5 V	Output of LDOA3. Bypass to ground with a 4.7-µF (typical) ceramic capacitor. Leave floating when not in use.
50	PVINLDOA2_A3	I	1.8 V	Power supply to LDOA2 and LDOA3. Bypass to ground with a 4.7-μF (typical) ceramic capacitor. Connect to ground when not in use.
51	LDOA2	0	0.7–1.5 V	Output of LDOA2. Bypass to ground with a 4.7-µF (typical) ceramic capacitor. Leave floating when not in use.
54	LDO3P3	0	3.3 V	Output of 3.3-V internal LDO. Bypass to ground with a 4.7-µF (typical) ceramic capacitor.
56	LDO5P0	0	5 V	Output of 5-V internal LDO or an internal switch that connects this pin to V5ANA. Bypass to ground with a 4.7-µF (typical) ceramic capacitor.
57	V5ANA	I	5 V	External 5-V supply input to internal load switch that connects this pin to LDO5P0 pin. Bypass this pin with an optional ceramic capacitor to improve transient performance.

Product Folder Links: TPS65094

English Data Sheet: SWCS133



# 表 5-1. Pin Functions (続き)

PIN			SUPPLY, OP	
NO.	NAME	I/O	VOLTAGE LEVEL	DESCRIPTION
INTERF	ACE			
13	PMICEN	1		PMIC cold-boot pin. At assertion rising edge of the signal of this pin power state transitions from G3 to S4/S5. Driving the pin to <i>L</i> shuts down all VRs.
14	LDOLS_EN or SWA1_EN	1		Enable pin for LDOA2, LDOA3, and SWA1 when OTP is configured to LDOLS_EN. Enable pin for just SWA1 when OTP is configured to SWA1_EN. Resources turn on at assertion (H) and turn off at deassertion (L) of the pin. Optionally, when the pin is pulled low, the host can write to enable bits in Reg 0xA0–Reg 0xA1 to control the rails.
15	IRQB	0		Open-drain output interrupt pin. Refer to セクション 7.6.4, <i>IRQ: PMIC Interrupt Register</i> , for definitions.
16	RSMRSTB	0		Open-drain output Always-ON-rail Power Good. It reflects a valid state whenever VSYS is available.
26	GPO	0		Open-drain output controlled by an I <sup>2</sup> C register bit defined in セクション 7.6.27, GPO_CTRL: GPO Control Register, by the user, which then can be used as an enable signal to an external VR.
27	PCH_PWROK	0		Open-drain output global Power Good. It reflects a valid state whenever VSYS is available.
28	PROCHOT	0		Optional open-drain output for indicating PMIC thermal event. Invert before connecting to SoC if used, otherwise leave floating. This pin is triggered when any of the PMIC die temperature sensors detects the T <sub>HOT</sub> temperature.
58	CLK	I		I <sup>2</sup> C clock
59	DATA	I/O		I <sup>2</sup> C data
60	THERMTRIPB	I		Thermal shutdown signal from SoC
61	SLP_S0B	ı		Power state pin. PMIC goes into Connected Standby at falling edge and exits from Connected Standby at rising edge.
62	SLP_S3B	ı		Power state pin. PMIC goes into S3 at falling edge and exits from S3, transitions into S0 at rising edge.
63	SLP_S4B	1		Power state pin. PMIC goes into S4 at falling edge and exits from S4, transitions into S3 at rising edge.
REFER	ENCE	•		
53	VREF	0	1.25 V	Band-gap reference output. Stabilize it by connecting a 100-nF (typical) ceramic capacitor between this pin and quiet ground.
52	AGND	_		Analog ground. Do not connect to the thermal pad ground on top layer. Connect to ground of VREF capacitor.
55	VSYS	1		System voltage detection and input to internal LDOs (3.3 V and 5 V). Bypass to ground with a 1- $\mu$ F (typical) ceramic capacitor.
THERM	AL PAD	•	•	
_	Thermal pad	_		Connect to PCB ground plane using multiple vias for good thermal and electrical performance.
		1	-	I .

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
ANALOG			
VSYS Input voltage from battery	-0.3	28	V
PVIN3, PVIN4, PVIN5, LDO5P0, DRV5V_1_6, DRV5V_2_A1, DRVL1, DRVL2, DRVL6	-0.3	7	V
V5ANA	-0.3	6	V
PGNDSNS1, PGNDSNS2, PGNDSNS6, AGND, FBGND2	-0.3	0.3	V
DRVH1, DRVH2, DRVH6, BOOT1, BOOT2, BOOT6	-0.3	34	V
SW1, SW2, SW6	-5 <sup>(2)</sup>	28	V
LX3, LX4, LX5	-2 <sup>(3)</sup>	8	V
BOOTx to SWx Differential voltage	-0.3	5.5	V
VREF, LDO3P3, FBVOUT1, FBVOUT2, FBVOUT6, FB3, FB4, FB5, ILIM1, ILIM2, ILIM6, PVINVTT, VTT, VTTFB, PVINSWA1, SWA1, PVINSWB1_B2, SWB1, SWB2, LDOA1	-0.3	3.6	V
PVINLDOA2_A3, LDOA2, LDOA3	-0.3	3.3	V
DIGITAL IOs			
DATA, CLK, PCH_PWROK, RSMRSTB, GPO	-0.3	3.6	V
PMICEN, SLP_S4B, SLP_S3B, SLP_S0B, LDOLS_EN, SWA1_EN, THERMTRIPB, IRQB, PROCHOT	-0.3	7	V
Storage temperature, T <sub>stg</sub>	<b>-40</b>	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
Electrostatic	Human Body Model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	±1000	\ \	
V <sub>ESD</sub>	discharge	Charged Device Model (CDM), per JESD22-C101 <sup>(2)</sup>	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
ANALOG			<u> </u>	
VSYS	5.6	13	21	V
VREF	-0.3		1.3	V
PVIN3, PVIN4, PVIN5, LDO5P0, V5ANA, DRV5V_1_6, DRV5V_2_A1	-0.3	5	5.5	V
PGNDSNS1, PGNDSNS2, PGNDSNS6, AGND, FBGND2	-0.3		0.3	V
DRVH1, DRVH2, DRVH6, BOOT1, BOOT2, BOOT6	-0.3		26.5	V
DRVL1, DRVL2, DRVL6	-0.3		5.5	V
SW1, SW2, SW6	-1		21	V
LX3, LX4, LX5	-1		5.5	V
FBVOUT1, FBVOUT2, FBVOUT6, FB3, FB4, FB5	-0.3		3.6	V
LDO3P3, ILIM1, ILIM2, ILIM6, LDOA1	-0.3		3.3	V
PVINVTT	-0.3		VDDQ	V

Product Folder Links: TPS65094

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> Transient for less than 5 ns.

<sup>(3)</sup> Transient for less than 20 ns.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VTT, VTTFB	-0.3		VDDQ/2	V
PVINSWA1, SWA1	-0.3	3.3	3.6	V
PVINSWB1_B2, PVINLDOA2_A3, SWB1, SWB2	-0.3		1.8	V
LDOA2, LDOA3	-0.3		1.5	V
DIGITAL IOs				
DATA, CLK, PMICEN, SLP_S4B, SLP_S3B, LDOLS_EN, SWA1_EN, SLP_S0B, THERMTRIPB, PROCHOT, IRQB, RSMRSTB, PCH_PWROK, GPO	-0.3		3.3	V
CHIP				
T <sub>A</sub> Operating ambient temperature	-40	27	85	°C
T <sub>J</sub> Operating junction temperature	-40	27	125	°C

#### 6.4 Thermal Information

		TPS65094x	
	THERMAL METRIC <sup>(1)</sup>	RSK (VQFN)	UNIT
		64 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	25.8	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	11.3	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	4.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	4.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

#### 6.5 Electrical Characteristics: Total Current Consumption

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
an a	$V_{SYS}$ = 13 V, all functional output rails are disabled		65		μΑ

#### 6.6 Electrical Characteristics: Reference and Monitoring System

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

(dilicos otherwise noted)									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
REFERENCE									
V	Band-gap reference voltage			1.25		V			
V <sub>REF</sub>	Accuracy		-0.5%		0.5%				
C <sub>VREF</sub>	Band-gap output capacitor		0.047	0.1	0.22	μF			
V <sub>SYS_UVLO_5V</sub>	VSYS UVLO threshold for LDO5	V <sub>SYS</sub> falling	5.24	5.4	5.56	V			
V <sub>SYS_UVLO_5V_HYS</sub>	VSYS UVLO threshold hysteresis for LDO5	V <sub>SYS</sub> rising above V <sub>SYS</sub> _uvLO_5V		200		mV			
V <sub>SYS_UVLO_3V</sub>	VSYS UVLO threshold for LDO3P3	V <sub>SYS</sub> falling	3.45	3.6	3.75	V			
V <sub>SYS_UVLO_3V_HYS</sub>	VSYS UVLO threshold hysteresis for LDO3P3	V <sub>SYS</sub> rising above V <sub>SYS</sub> _UVLO_3V		150		mV			

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

9



## 6.6 Electrical Characteristics: Reference and Monitoring System (続き)

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>CRIT</sub>	Critical threshold of die temperature	T <sub>J</sub> rising	130	145	160	°C
T <sub>CRIT_HYS</sub>	Hysteresis of T <sub>CRIT</sub>	T <sub>J</sub> falling		10		°C
T <sub>HOT</sub>	Hot threshold of die temperature	T <sub>J</sub> rising	110	115	120	°C
T <sub>HOT_HYS</sub>	Hysteresis of T <sub>HOT</sub>	T <sub>J</sub> falling		10		°C
LDO5					·	
V <sub>IN</sub>	Input voltage at V <sub>SYS</sub> pin			13	21	V
V <sub>OUT</sub>	DC output voltage	I <sub>OUT</sub> = 10 mA	4.9	5	5.1	V
I <sub>OUT</sub>	DC output current			100	180	mA
I <sub>OCP</sub>	Overcurrent protection	Measured with output shorted to ground	200			mA
V <sub>TH_PG</sub>	Power Good assertion threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> rising		94%		
V <sub>TH_PG_HYS</sub>	Power Good deassertion hysteresis	V <sub>OUT</sub> rising or falling		4%		
IQ	Quiescent current	V <sub>IN</sub> = 13 V, I <sub>OUT</sub> = 0 A		20		μΑ
C <sub>OUT</sub>	External output capacitance		2.7	4.7	10	μF
V5ANA-to-LDO	5P0 LOAD SWITCH				·	
R <sub>DSON</sub>	On resistance	V <sub>IN</sub> = 5 V, measured from V5ANA pin to LDO5P0 pin at I <sub>OUT</sub> = 200 mA			1	Ω
V <sub>TH_PG</sub>	Power Good threshold for external 5-V supply	V <sub>V5ANA</sub> rising		4.7		V
V <sub>TH_HYS_PG</sub>	Power Good threshold hysteresis for external 5-V supply	V <sub>V5ANA</sub> falling		100		mV
I <sub>LKG</sub>	Leakage current	Switch disabled, V <sub>V5ANA</sub> = 5 V, V <sub>LDO5</sub> = 0 V			10	μA
LDO3P3						
V <sub>IN</sub>	Input voltage at V <sub>SYS</sub> pin			13	21	V
	DC output voltage	I <sub>OUT</sub> = 10 mA		3.3		V
V <sub>OUT</sub>	Accuracy	V <sub>IN</sub> = 13 V, I <sub>OUT</sub> = 10 mA	-3%		3%	
I <sub>OUT</sub>	DC output current				40	mA
I <sub>OCP</sub>	Overcurrent protection	Measured with output shorted to ground	70			mA
V <sub>TH_PG</sub>	Power Good assertion threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> rising		92%		
V <sub>TH_PG_HYS</sub>	Power Good deassertion hysteresis	V <sub>OUT</sub> falling		3%		
IQ	Quiescent current	V <sub>IN</sub> = 13 V, I <sub>OUT</sub> = 0 A		20		μA
C <sub>OUT</sub>	External output capacitance		2.2	4.7	10	μF

## 6.7 Electrical Characteristics: Buck Controllers

over recommended input voltage range,  $T_A = -40^{\circ}$ C to +85°C and  $T_A = 25^{\circ}$ C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK1						
V <sub>IN</sub>	Power input voltage for external HSD FET		5.6	13	21	V

Copyright © 2024 Texas Instruments Incorporated

10

over recommended input voltage range,  $T_A = -40^{\circ}\text{C}$  to +85°C and  $T_A = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Step size		10		mV
		BUCK1_VID[6:0] = 0000000		0		
		BUCK1_VID[6:0] = 0000001		0.5		
		BUCK1_VID[6:0] = 0000010	-	0.51		
	DC output voltage	:		:		
		BUCK1 VID[6:0] = 0110011 (default)		1.00		V
		:		:		
$V_{OUT}$		BUCK1_VID[6:0] = 1110101		1.66		
		BUCK1_VID[6:0] = 1110110-1111111		1.67		
		V <sub>OUT</sub> ≥ 1 V, I <sub>OUT</sub> = 100 mA to 5 A	-2%		2%	
	DC output voltage	V <sub>OUT</sub> = 0.75 V, I <sub>OUT</sub> = 100 mA to 2.1 A	-2.5%		2.5%	
	accuracy	$V_{OUT} \le 0.6 \text{ V}, I_{OUT} = 10 \text{ mA}$	-3.5%		3.5%	
	Total output voltage	$I_{OUT} = 10 \text{ mA}, V_{OUT} \le 0.785 \text{ V}, V_{SYS} = 13 \text{ V}$	-20		40	
	accuracy (DC + ripple) in					mV
	DCM	$I_{OUT} = 10 \text{ mA}, V_{OUT} \le 0.785 \text{ V}, V_{SYS} = 21 \text{ V}$	<b>–20</b>		55	
SR(V <sub>OUT</sub> )	Output DVS slew rate		2.5	3.125		mV/μs
I <sub>LIM_LSD</sub>	Low-side output valley current limit accuracy (programmed by external resistor R <sub>LIM</sub> )	See セクション 7.3.3.4, <i>Current Limit,</i> for details.	-15%		15%	
V <sub>TH_ZC</sub>	Low-side current zero crossing detection threshold		-11		11	mV
I <sub>LIMREF</sub>	Source current out of ILIM1 pin	T = 25°C	45	50	55	μΑ
$V_{LIM}$	Voltage at ILIM1 pin	V <sub>LIM</sub> = R <sub>LIM</sub> × I <sub>LIMREF</sub>	0.2		2.25	V
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	V <sub>OUT</sub> ≥ 1 V, I <sub>OUT</sub> = 5 A	-0.5%		0.5%	
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation	$V_{IN}$ = 13 V, $V_{OUT}$ $\ge$ 1 V, $I_{OUT}$ = 0 A to 5 A, referenced to $V_{OUT}$ at $I_{OUT}$ = 5 A	0%		1%	
ΔV <sub>OUT TR</sub> <sup>(1)</sup>	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 13 V, $V_{OUT}$ = 1.00 V, $I_{OUT}$ = 1.5 A to 5 A and 5 A to 1.5 A with 1 $\mu$ s of $t_r$ and $t_f$			50	mV
Zvoul_ik v	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 13 V, $V_{OUT}$ = 0.75 V, $I_{OUT}$ = 0.3 A to 1.5 A and 1.5 A to 0.3 A with 1 $\mu$ s of $t_r$ and $t_f$	<b>–</b> 50		30	IIIV
	Power Good deassertion	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3%		
C <sub>OUT</sub>	External output capacitance	Recommended amount to meet transient specification	180	220		μF
L <sub>SW</sub>	External output inductance		0.376	0.47	0.564	μH
D	Dubran DDV// Large Setters	Source, IDRVH = -50 mA		3		
R <sub>DSON_DRVH</sub>	Driver DRVH resistance Sink, IDRVH = 50 mA		2		Ω	

Product Folder Links: TPS65094

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11



over recommended input voltage range,  $T_A = -40$ °C to +85°C and  $T_A = 25$ °C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D	Driver DRVL resistance	Source, IDRVL = -50 mA		3		Ω
R <sub>DSON_DRVL</sub>	Differ DRVL resistance	Sink, IDRVL = 50 mA		0.4		1 12
		BUCK1_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	BUCK1_DIS[1:0] = 10		200		Ω
	resistance	BUCK1_DIS[1:0] = 11		500		
C <sub>BOOT</sub>	Bootstrap capacitance			100		nF
R <sub>ON_BOOT</sub>	Bootstrap switch ON resistance				20	Ω
BUCK2						
V <sub>IN</sub>	Power input voltage for external HSD FET		5.6	13	21	V
		Step size		10		mV
		BUCK2_VID[6:0] = 0000000 (default)		0		
		BUCK2_VID[6:0] = 0000001		0.5		
	DC output voltage	BUCK2_VID[6:0] = 0000010		0.51		.,
		i i		:		V
		BUCK2_VID[6:0] = 1110101		1.66		
$V_{OUT}$		BUCK2_VID[6:0] = 1110110-1111111		1.67		
		V <sub>OUT</sub> ≥ 1 V, I <sub>OUT</sub> = 100 mA to 21 A	-2%		2%	
	DC output voltage accuracy	V <sub>OUT</sub> = 0.75 V, I <sub>OUT</sub> = 100 mA to 6.3 A	-2.5%		2.5%	
	accuracy	V <sub>OUT</sub> ≤ 0.6 V, I <sub>OUT</sub> = 10 mA	-3.5%		3.5%	
	Total output voltage accuracy (DC + ripple) in DCM	I <sub>OUT</sub> = 10 mA, V <sub>OUT</sub> ≤ 0.765 V	-20		40	mV
SR(V <sub>OUT</sub> )	Output DVS slew rate		2.5	3.125		mV/µs
I <sub>LIM_LSD</sub>	Low-side output valley current limit accuracy (programmed by external resistor R <sub>LIM</sub> )	See セクション 7.3.3.4, <i>Current Limit</i> , for details.	-15%		15%	
V <sub>TH_ZC</sub>	Low-side current zero crossing detection threshold		-11		11	mV
I <sub>LIMREF</sub>	Source current out of ILIM2 pin	T = 25°C	45	50	55	μA
V <sub>LIM</sub>	Voltage at ILIM2 pin	V <sub>LIM</sub> = R <sub>LIM</sub> × I <sub>LIMREF</sub>	0.2		2.25	V
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	V <sub>OUT</sub> ≥ 1 V, I <sub>OUT</sub> = 21 A	-0.5%		0.5%	
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation	$V_{IN}$ = 13 V, 1 V ≤ $V_{OUT}$ ≤ 1.3 V, $I_{OUT}$ = 0 A to 21 A, referenced to $V_{OUT}$ at $I_{OUT}$ = 21 A	0%		1%	
ΔV <sub>OUT_TR</sub> <sup>(1)</sup>	l pad transjent regulation	DC + AC at sense point, $V_{IN}$ = 13 V, $V_{OUT}$ = 1 V, $I_{OUT}$ = 1 A to 21 A and 21 A to 1 A with 1 $\mu$ s of $t_r$ and $t_f$	-160		30 <sup>(2)</sup>	mV
AVOUI_IR ( )	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 13 V, $V_{OUT}$ = 0.75 V, $I_{OUT}$ = 1 A to 3.3 A and 3.3 A to 1 A with 1 $\mu$ s of $t_r$ and $t_f$	-50		50 <sup>(2)</sup>	IIIV
.,	Power Good deassertion	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
_	target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		

12

over recommended input voltage range,  $T_A = -40^{\circ}\text{C}$  to +85°C and  $T_A = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3%		
L <sub>SW</sub>	External output inductance		0.176	0.22	0.264	μΗ
C <sub>OUT</sub>	External output capacitance	Recommended amount to meet transient specification	440	550		μF
D	Driver DRVH resistance	Source, IDRVH = -50 mA		3	MAX	Ω
R <sub>DSON_DRVH</sub>	Driver Drivit resistance	Sink, IDRVH = 50 mA	3%  0.176 0.22 0.264 440 550  3 2 3 0.4 100 200 500 100 20  5.6 13 21 10 0 0.5 0.51 :: 1.1 :: ault) 1.2 ::	12		
D	Driver DRVL resistance	Source, IDRVL = -50 mA		3	20	Ω
R <sub>DSON_DRVL</sub>	Driver DRVL resistance	Sink, IDRVL = 50 mA		0.4		12
		BUCK2_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	BUCK2_DIS[1:0] = 10		200		Ω
	resistance	BUCK2_DIS[1:0] = 11		500		
C <sub>BOOT</sub>	Bootstrap capacitance			100		nF
R <sub>ON_BOOT</sub>	Bootstrap switch ON resistance				20	Ω
BUCK6					1	
V <sub>IN</sub>	Power input voltage for external HSD FET		5.6	13	21	٧
		Step size		10		mV
	DC output voltage	BUCK6_VID[6:0] = 0000000		0		
		BUCK6_VID[6:0] = 0000001		0.5		
		BUCK6_VID[6:0] = 0000010	-	0.51		
		:		:		
		BUCK6_VID[6:0] = 0111101 (TPS650940 and TPS650944 default)		1.1		V
\		:		:		
$V_{OUT}$		BUCK6_VID[6:0] = 1000111 (TPS650941 default)		1.2		
		:		:		
		BUCK6_VID[6:0] = 1010110 (TPS650942 default)		1.35		
		:	-	:		
		BUCK6_VID[6:0] = 1110101		1.66		
		BUCK6_VID[6:0] = 1110110-1111111		1.67		
	DC output voltage accuracy	V <sub>OUT</sub> ≥ 1 V, I <sub>OUT</sub> = 100 mA to 7 A	-2%		2%	
I <sub>LIM_LSD</sub>	Low-side output valley current limit accuracy (programmed by external resistor R <sub>LIM</sub> )	See セクション 7.3.3.4, <i>Current Limit</i> , for details.	-15%		15%	
V <sub>TH_ZC</sub>	Low-side current zero crossing detection threshold		-11		11	mV
I <sub>LIMREF</sub>	Source current out of ILIM6 pin	T = 25°C	45	50	55	μΑ
V <sub>LIM</sub>	Voltage at ILIM6 pin	V <sub>LIM</sub> = R <sub>LIM</sub> × I <sub>LIMREF</sub>	0.2		2.25	V
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	V <sub>OUT</sub> ≥ 1 V, I <sub>OUT</sub> = 7 A	-0.5%		0.5%	

13

over recommended input voltage range,  $T_A = -40^{\circ}$ C to +85°C and  $T_A = 25^{\circ}$ C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	$V_{IN}$ = 13 V, $V_{OUT}$ $\geq$ 1 V, $I_{OUT}$ = 0 A to 7 A, referenced to $V_{OUT}$ at $I_{OUT}$ = 7 A	0%		1%	
$\Delta V_{OUT\_TR}$	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 13 V, VOUT = 1.35 V, $I_{OUT}$ = 2.1 A to 7 A and 7 A to 2.1 A with 1.96 $\mu$ s of $t_r$ and $t_f$ (2.5 A/ $\mu$ s)	-5%		5%	
	Power Good deassertion	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3%		
L <sub>SW</sub>	External output inductance		0.376	0.47	0.564	μΗ
C <sub>OUT</sub>	External output capacitance	Recommended amount to meet transient specification	150	220		μF
В	Driver DRVH resistance	Source, IDRVH = -50 mA		3		Ω
R <sub>DSON_DRVH</sub>	Driver DRVH resistance	Sink, IDRVH = 50 mA		2		12
D	Driver DRVL resistance	Source, IDRVL = -50 mA		3		Ω
R <sub>DSON_DRVL</sub>	Driver DRVL resistance	Sink, IDRVL = 50 mA		0.4		12
		BUCK6_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	BUCK6_DIS[1:0] = 10		200		Ω
	resistance	BUCK6_DIS[1:0] = 11		500		
C <sub>BOOT</sub>	Bootstrap capacitance			100		nF
R <sub>ON_BOOT</sub>	Bootstrap switch ON resistance				20	Ω

<sup>(1)</sup> Frequency of transient load current ranges from 0 to 1 MHz with duty cycle of 50%. For cases where duty cycle and frequency are limited by t<sub>r</sub> and t<sub>f</sub>, the highest frequency is set by 1 / (t<sub>r</sub> + t<sub>f</sub>), where t<sub>r</sub> is rise time (0% to 100%) and t<sub>f</sub> is fall time (100% to 0%).

## 6.8 Electrical Characteristics: Synchronous Buck Converters

over recommended input voltage range,  $T_A = -40^{\circ}$ C to +85°C and  $T_A = 25^{\circ}$ C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK3					'	
V <sub>IN</sub>	Power input voltage		4.5	5	5.5	V
		Step size		25		mV
		BUCK3_VID[6:0] = 0000000		0		
	DC output voltage	BUCK3_VID[6:0] = 0000001		0.65		
		BUCK3_VID[6:0] = 0000010		0.675		
		i:		:		V
$V_{OUT}$		BUCK3_VID[6:0] = 0010001 (default)		1.05		v
		i i		:		
		BUCK3_VID[6:0] = 1110101		3.55		
		BUCK3_VID[6:0] = 1110110-1111111		3.575		
	DC output voltage	V <sub>OUT</sub> = 1.05 V, I <sub>OUT</sub> = 1.5 A	-2%		2%	
	accuracy	V <sub>OUT</sub> = 1.05 V, I <sub>OUT</sub> = 100 mA	-2.5%		2.5%	
SR(V <sub>OUT</sub> )	Output DVS slew rate		2.5	3.125		mV/μs
I <sub>OUT</sub>	Continuous DC output current				3	Α

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

14

<sup>(2)</sup> Additional overshoot of up to 100 mV is allowed as long as it lasts less than 50  $\mu$ s.

# 6.8 Electrical Characteristics: Synchronous Buck Converters (続き)

over recommended input voltage range,  $T_A = -40^{\circ}\text{C}$  to +85°C and  $T_A = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
I <sub>IND_LIM</sub>	HSD FET current limit		4.3		7	Α
Q	Quiescent current	V <sub>IN</sub> = 5 V, V <sub>OUT</sub> = 1 V		35		μΑ
ΔV <sub>OUT</sub> /ΔV <sub>IN</sub>	Line regulation	V <sub>OUT</sub> = 1.05 V, I <sub>OUT</sub> = 1.5 A	-0.5%		0.5%	
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	$V_{\text{IN}}$ = 5 V, $V_{\text{OUT}}$ = 1.05 V, $I_{\text{OUT}}$ = 0 A to 3 A, referenced to $V_{\text{OUT}}$ at $I_{\text{OUT}}$ = 1.5 A	-0.2%		2%	
ΔV <sub>OUT_TR</sub> <sup>(1)</sup>	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 5 V, $V_{OUT}$ = 1.05 V, $I_{OUT}$ = 0.9 A to 3 A and 3 A to 0.9 A with slew rate of 2.5 A/ $\mu$ s	-5%		7%	
	Power Good	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	deassertion threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3%		
L <sub>SW</sub>	Output inductance		0.376	0.47	0.564	μΗ
C <sub>IN</sub>	Input bypass capacitance		2.5	10	12	μF
C <sub>OUT</sub>	Output filtering capacitance		61.6	88	110	μF
	Outrot suts disabassa	BUCK3_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	BUCK3_DIS[1:0] = 10		200		Ω
		BUCK3_DIS[1:0] = 11		500		
BUCK4						
V <sub>IN</sub>	Power input voltage		4.5	5	5.5	V
		Step size		25		m∨
		BUCK4_VID[6:0] = 0000000		0		
		BUCK4_VID[6:0] = 0000001		0.65		
		BUCK4_VID[6:0] = 0000010		0.675		
	DC output voltage	÷		:		V
$V_{OUT}$		BUCK4_VID[6:0] = 0101111 (default)		1.8		V
		÷		:		
		BUCK4_VID[6:0] = 1110101		3.55		
		BUCK4_VID[6:0] = 1110110-1111111		3.575		
	DC output voltage	V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 1.5 A	-2%		2%	
	accuracy	V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 100 mA	-2.5%		2.5%	
Гоит	Continuous DC output current				3	Α
I <sub>IND_LIM</sub>	HSD FET current limit		4.3		7	Α
lq	Quiescent current	V <sub>IN</sub> = 5 V, V <sub>OUT</sub> = 1.8 V		35		μΑ
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 1.5 A	-0.5%		0.5%	
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	$V_{\rm IN}$ = 5 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 0 A to 1.5 A, referenced to $V_{\rm OUT}$ at $I_{\rm OUT}$ = 0.75 A	-0.2%		0.65%	
ΔV <sub>OUT_TR</sub> <sup>(1)</sup>	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 5 V, VOUT = 1.8 V, $I_{OUT}$ = 0.45 A to 1.5 A and 1.5 A to 0.45 A with slew rate of 2.5 A/µs	-5%		5%	

15



# 6.8 Electrical Characteristics: Synchronous Buck Converters (続き)

over recommended input voltage range,  $T_A = -40$ °C to +85°C and  $T_A = 25$ °C for typical values (unless otherwise noted)

P/	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Power Good	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	deassertion threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3%		
L <sub>SW</sub>	Output inductance		0.376	0.47	0.564	μΗ
C <sub>IN</sub>	Input bypass capacitance		2.5	10	12	μF
C <sub>OUT</sub>	Output filtering capacitance		46	66	110	μF
		BUCK4_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	BUCK4_DIS[1:0] = 10		200		Ω
		BUCK4_DIS[1:0] = 11		500		
BUCK5						
V <sub>IN</sub>	Power input voltage		4.5	5	5.5	V
		Step size		10		mV
		BUCK5_VID[6:0] = 0000000		0		
		BUCK5_VID[6:0] = 0000001		0.5		
		BUCK5_VID[6:0] = 0000010		0.51		
	DC output voltage	i i		i		V
/ <sub>OUT</sub>	DC output voltage	BUCK5_VID[6:0] = 1001011 (default)		1.24		
		<u>:</u>		:		
		BUCK5_VID[6:0] = 1110101		1.66		
		BUCK4_VID[6:0] = 1110110-1111111		1.67		
		V <sub>OUT</sub> = 1.24 V, I <sub>OUT</sub> = 1.5 A	-2%		2%	
	accuracy	V <sub>OUT</sub> = 1.24 V, I <sub>OUT</sub> = 100 mA	-2.5%		2.5%	
l <sub>OUT</sub>	Continuous DC output current				3.2	Α
I <sub>IND_LIM</sub>	HSD FET current limit		4.3		7	Α
IQ	Quiescent current	V <sub>IN</sub> = 5 V, V <sub>OUT</sub> = 1.24 V		35		μA
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	V <sub>OUT</sub> = 1.24 V, I <sub>OUT</sub> = 1.5 A	-0.5%		0.5%	
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation	$V_{IN}$ = 5 V, $V_{OUT}$ = 1.24 V, $I_{OUT}$ = 0 A to 1.5 A, referenced to $V_{OUT}$ at $I_{OUT}$ = 0.75 A	-0.2%		1%	
ΔV <sub>OUT_TR</sub> <sup>(1)</sup>	Load transient regulation	DC + AC at sense point, $V_{IN}$ = 5 V, $V_{OUT}$ = 1.24 V, $I_{OUT}$ = 0.45 A to 1.5 A and 1.5 A to 0.45 A with slew rate of 2.5 A/ $\mu$ s	-5%		5%	
	Power Good	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	deassertion threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3		
L <sub>SW</sub>	Output inductance		0.376	0.47	0.564	μH

Copyright © 2024 Texas Instruments Incorporated

16

# 6.8 Electrical Characteristics: Synchronous Buck Converters (続き)

over recommended input voltage range,  $T_A = -40^{\circ}\text{C}$  to +85°C and  $T_A = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>IN</sub>	Input bypass capacitance		2.5	10	12	μF
C <sub>OUT</sub>	Output filtering capacitance		31	44	110	μF
	Output auto-discharge resistance	BUCK5_DIS[1:0] = 01		100		
R <sub>DIS</sub>		BUCK5_DIS[1:0] = 10		200		Ω
		BUCK5_DIS[1:0] = 11		500		

#### 6.9 Electrical Characteristics: LDOs

over recommended input voltage range,  $T_A = -40$ °C to +85°C and  $T_A = 25$ °C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LDOA1						
V <sub>IN</sub>	Input voltage		4.5	5	5.5	V
		I <sub>OUT</sub> = 10 mA, LDOA1_SEL[3:0] = 0000		1.35		
		LDOA1_SEL[3:0] = 0001	,	1.5		
		LDOA1_SEL[3:0] = 0010	,	1.6		
		LDOA1_SEL[3:0] = 0011		1.7		
		LDOA1_SEL[3:0] = 0100 (TPS650944 default)		1.8		
V <sub>OUT</sub>		LDOA1_SEL[3:0] = 0101		1.9		
	DC output voltage	LDOA1_SEL[3:0] = 0110	,	2		
		LDOA1_SEL[3:0] = 0111		2.1		V
		LDOA1_SEL[3:0] = 1000		2.3		V
		LDOA1_SEL[3:0] = 1001		2.4		
		LDOA1_SEL[3:0] = 1010		2.5		
		LDOA1_SEL[3:0] = 1011		2.7		
		LDOA1_SEL[3:0] = 1100	,	2.85		
		LDOA1_SEL[3:0] = 1101		3		
		LDOA1_SEL[3:0] = 1110 (TPS650940, TPS650941, and TPS650942 default)		3.3		
V <sub>OUT</sub>	Accuracy	I <sub>OUT</sub> = 0 to 200 mA	-2%		2%	
l <sub>out</sub>	DC output current				200	mA
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	I <sub>OUT</sub> = 40 mA	-0.5%		0.5%	
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	I <sub>OUT</sub> = 10 mA to 200 mA	-2%		2%	
I <sub>OCP</sub>	Overcurrent protection	V <sub>IN</sub> = 5 V, Measured with output shorted to ground	500			mA
	Power Good deassertion	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	threshold in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		3%		
IQ	Quiescent current	I <sub>OUT</sub> = 0 A		23		μΑ
<u> </u>	External output capacitance		2.7	4.7	10	μF
C <sub>OUT</sub>	ESR				100	mΩ

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



## 6.9 Electrical Characteristics: LDOs (続き)

over recommended input voltage range,  $T_{\Delta} = -40^{\circ}\text{C}$  to +85°C and  $T_{\Delta} = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		LDOA1_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	LDOA1 DIS[1:0] = 10		190		Ω
5.0		LDOA1 DIS[1:0] = 11		450		
LDOA2		,				
V <sub>IN</sub>	Power input voltage		V <sub>OUT</sub> + V <sub>DROP</sub> (1)	1.8	1.98	V
		LDOA2 VID[3:0] = 0000 (TPS650944 default)		0.7		
		LDOA2_VID[3:0] = 0001		0.75		
		LDOA2_VID[3:0] = 0010		0.8		
		LDOA2_VID[3:0] = 0011		0.85		
		LDOA2_VID[3:0] = 0100		0.9		
		LDOA2_VID[3:0] = 0101		0.95		
		LDOA2_VID[3:0] = 0110		1		
		LDOA2_VID[3:0] = 0111		1.05		
V <sub>OUT</sub>	DC output voltage in normal operating mode	LDOA2_VID[3:0] = 1000		1.1		V
		LDOA2 VID[3:0] = 1001		1.15		
		LDOA2_VID[3:0] = 1010 (TPS650940, TPS650941, and TPS650942 default)		1.2		
		LDOA2 VID[3:0] = 1011		1.25		
		LDOA2 VID[3:0] = 1100		1.3		
		LDOA2_VID[3:0] = 1101		1.35		
		LDOA2 VID[3:0] = 1110		1.4		
		LDOA2_VID[3:0] = 1111		1.5		
V <sub>OUT</sub>	DC output voltage accuracy	I <sub>OUT</sub> = 0 to 600 mA	-2%		3%	
I <sub>OUT</sub>	DC output current				600	mA
V <sub>DROP</sub>	Dropout voltage	V <sub>OUT</sub> = 0.99 × V <sub>OUT_NOM</sub> , I <sub>OUT</sub> = 600 mA			350	mV
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	I <sub>OUT</sub> = 300 mA	-0.5%		0.5%	
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation	I <sub>OUT</sub> = 10 mA to 600 mA	-2%		2%	
I <sub>OCP</sub>	Overcurrent protection	Measured with output shorted to ground	0.65	1.25		Α
\ /	Power Good assertion threshold	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good deassertion hysteresis	V <sub>OUT</sub> falling		3%		
IQ	Quiescent current	I <sub>OUT</sub> = 0 A		20		μΑ
Debb	Dower gunnly rejection ratio	$f$ = 1 kHz, $V_{IN}$ = 1.8 V, $V_{OUT}$ = 1.2 V, $I_{OUT}$ = 300 mA, $C_{OUT}$ = 2.2 μF to 4.7 μF		48		dB
PSRR	Power supply rejection ratio	$f$ = 10 kHz, $V_{IN}$ = 1.8 V, $V_{OUT}$ = 1.2 V, $I_{OUT}$ = 300 mA, $C_{OUT}$ = 2.2 μF to 4.7 μF		30		dB
C	External output capacitance		2.2	4.7	10	μF
C <sub>OUT</sub>	ESR				100	mΩ
		LDOA2_DIS[1:0] = 01		80		
R <sub>DIS</sub>	Output auto-discharge resistance	LDOA2_DIS[1:0] = 10		180		Ω
		LDOA2_DIS[1:0] = 11		475	-	

Copyright © 2024 Texas Instruments Incorporated

# 6.9 Electrical Characteristics: LDOs (続き)

over recommended input voltage range,  $T_A = -40^{\circ}\text{C}$  to +85°C and  $T_A = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LDOA3			•			
V <sub>IN</sub>	Power input voltage		V <sub>OUT</sub> + V <sub>DROP</sub> (1)	1.8	1.98	V
		LDOA3_VID[3:0] = 0000 (TPS650944 default)		0.7		
		LDOA3_VID[3:0] = 0001		0.75		
		LDOA3_VID[3:0] = 0010		8.0		
		LDOA3_VID[3:0] = 0011		0.85		
		LDOA3_VID[3:0] = 0100		0.9		
		LDOA3_VID[3:0] = 0101		0.95		
	DC output voltage in normal operating mode	LDOA3_VID[3:0] = 0110		1		
		LDOA3_VID[3:0] = 0111		1.05		
$V_{OUT}$		LDOA3_VID[3:0] = 1000		1.1		V
		LDOA3_VID[3:0] = 1001		1.15		
		LDOA3_VID[3:0] = 1010		1.2		
		LDOA3_VID[3:0] = 1011 (TPS650940, TPS650941, and TPS650942 default)		1.25		
		LDOA3_VID[3:0] = 1100		1.3		
		LDOA3_VID[3:0] = 1101		1.35		
		LDOA3_VID[1:0] = 1110		1.4		
		LDOA3_VID[1:0] = 1111		1.5		
V <sub>OUT</sub>	DC output voltage accuracy	I <sub>OUT</sub> = 0 to 600 mA	-2%		3%	
I <sub>OUT</sub>	DC output current				600	mA
I <sub>OCP</sub>	Overcurrent protection	Measured with output shorted to ground	0.65	1.25		Α
V <sub>DROP</sub>	Dropout voltage	V <sub>OUT</sub> = 0.99 × V <sub>OUT_NOM</sub> , I <sub>OUT</sub> = 600 mA			350	mV
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	I <sub>OUT</sub> = 300 mA	-0.5%		0.5%	
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation	I <sub>OUT</sub> = 10 mA to 600 mA	-2%		2%	
	Power Good assertion threshold	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	in percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good deassertion hysteresis	V <sub>OUT</sub> falling		3%		
IQ	Quiescent current	I <sub>OUT</sub> = 0 A		20		μA
	Dower auguly rejection ratio	$f$ = 1 kHz, $V_{IN}$ = 1.8 V, $V_{OUT}$ = 1.2 V, $I_{OUT}$ = 300 mA, $C_{OUT}$ = 2.2 μF to 4.7 μF	48			٩D
PSRR	Power supply rejection ratio	$ f = 10 \text{ kHz, V}_{IN} = 1.8 \text{ V,} \\ V_{OUT} = 1.2 \text{ V,} \\ I_{OUT} = 300 \text{ mA,} \\ C_{OUT} = 2.2  \mu\text{F to } 4.7  \mu\text{F} $		30		dB
C	External output capacitance		2.2	4.7	10	μF
C <sub>OUT</sub>	ESR				100	mΩ
	1	LDOA3_DIS[1:0] = 01		80		
R <sub>DIS</sub>	Output auto-discharge resistance	LDOA3_DIS[1:0] = 10		180		Ω
	· —	LDOA3_DIS[1:0] = 11		475		

19



# 6.9 Electrical Characteristics: LDOs (続き)

over recommended input voltage range,  $T_A = -40^{\circ}\text{C}$  to +85°C and  $T_A = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VTT LDO						
V <sub>IN</sub>	Power input voltage			VDDQ	3.3	V
	DC output voltage	Measured at VTTFB pin		V <sub>IN</sub> / 2		V
V <sub>OUT</sub>	DC output voltage accuracy	Relative to $V_{IN}$ / 2, $I_{OUT}$ = 100 mA, 1.1 V ≤ $V_{IN}$ ≤ 1.5 V	-10		10	mV
	DC Output Current (RMS Value Over Operation)	1.1 V ≤ V <sub>IN</sub> ≤ 1.5 V	-500	0	500	mA
I <sub>OUT</sub>	Pulsed Current (Duty Cycle Limited to Remain Below DC	source(+) and sink(–): LPDDR3 and LPDDR4 OTPs, 1.1 V ≤ V <sub>IN</sub> ≤ 1.5 V	-500		500	mA
	RMS Specification)	source(+) and sink(–): DDR3L OTPs, 1.1 V $\leq$ V <sub>IN</sub> $\leq$ 1.5 V	-1800		1800	ША
	Load regulation	Relative to $V_{IN}$ / 2, $I_{OUT} \le 10$ mA, 1.1 V $\le V_{IN} \le 1.5$ V	-10		10	
۸۷//۸۱		Relative to $V_{IN}$ / 2, $I_{OUT} \le 500$ mA, 1.1 V $\le V_{IN} \le 1.5$ V	-20		20	mV
Δνουτ/Διουτ		Relative to $V_{IN}$ / 2, $I_{OUT} \le 1200$ mA, 1.1 V $\le V_{IN} \le 1.5$ V	-30		30	
		Relative to $V_{IN}$ / 2, $I_{OUT} \le 1800$ mA, 1.1 V $\le V_{IN} \le 1.5$ V	-40		40	
$\Delta V_{OUT\_TR}$	Load transient regulation	DC + AC at sense point, 1.1 V $\leq$ V <sub>IN</sub> $\leq$ 1.5 V, (I <sub>OUT</sub> = 0 to 350 mA and 350 mA to 0) AND (0 to $-350$ mA and $-350$ mA to 0) with 1 $\mu$ s of rise and fall time C <sub>OUT</sub> = 40 $\mu$ F	<b>–</b> 5%		5%	
1	Overeument pretection	Measured with output shorted to ground: OTPs with VTT I <sub>LIM</sub> = 0.95 A	0.95			^
I <sub>OCP</sub>	Overcurrent protection	Measured with output shorted to ground: OTPs with VTT I <sub>LIM</sub> = 1.8 A	1.8			Α
	Power Good deassertion	V <sub>OUT</sub> rising		110%		
$V_{TH\_PG}$	threshold in percentage of target $V_{\text{OUT}}$	V <sub>OUT</sub> falling		95%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		5%		
IQ	Total ground current	V <sub>IN</sub> = 1.2 V, I <sub>OUT</sub> = 0 A			240	μΑ
I <sub>LKG</sub>	OFF leakage current	V <sub>IN</sub> = 1.2 V, disabled			1	μΑ
C <sub>IN</sub>	External input capacitance		10			μF
C <sub>OUT</sub>	External output capacitance		35			μF

<sup>(1)</sup> The minimum value must be equal to or greater than 1.62 V.

#### 6.10 Electrical Characteristics: Load Switches

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWA1		·				
V <sub>IN</sub>	Input voltage range		0.5	1.8	3.3	V
I <sub>OUT</sub>	DC output current				300	mA
R <sub>DSON</sub>	ON resistance	$V_{IN}$ = 1.8 V, measured from PVINSWA1 pin to SWA1 pin at $I_{OUT}$ = $I_{OUT(MAX)}$		60	93	m0
		$V_{IN}$ = 3.3 V, measured from PVINSWA1 pin to SWA1 pin at $I_{OUT}$ = $I_{OUT(MAX)}$		100	165	mΩ

Product Folder Links: TPS65094

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

## 6.10 Electrical Characteristics: Load Switches (続き)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\ /	Power Good deassertion threshold in	V <sub>OUT</sub> rising		108%		
$V_{TH\_PG}$	percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling	,	92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		2%		
I <sub>INRUSH</sub>	Inrush current upon turnon	V <sub>IN</sub> = 3.3 V, C <sub>OUT</sub> = 0.1 μF			10	mA
1	Quiescent current	V <sub>IN</sub> = 3.3 V, I <sub>OUT</sub> = 0 A		10.5		μA
I <sub>Q</sub>	Quiescent current	V <sub>IN</sub> = 1.8 V, I <sub>OUT</sub> = 0 A		9		μΑ
	Lookogo ourrent	Switch disabled, V <sub>IN</sub> = 1.8 V		7	370	nA
I <sub>LKG</sub>	Leakage current	Switch disabled, V <sub>IN</sub> = 3.3 V		10	900	ПА
C <sub>OUT</sub>	External output capacitance			0.1		μF
		SWA1_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	SWA1_DIS[1:0] = 10		200		Ω
		SWA1_DIS[1:0] = 11		500		
SWB1_2						
V <sub>IN</sub>	Input voltage range		0.5	1.8	3.3	V
I <sub>OUT</sub>	DC current per output				400	mA
	ON resistance per output	V <sub>IN</sub> = 1.8 V, measured from PVINSWB1_B2 pin to SWB1 or SWB2 pin at I <sub>OUT</sub> = I <sub>OUT(MAX)</sub>		68	92	mΩ
R <sub>DSON</sub>		$V_{IN}$ = 3.3 V, measured from PVINSWB1_B2 pin to SWB1 or SWB2 pin at $I_{OUT}$ = $I_{OUT(MAX)}$		75	125	11152
V	Power Good deassertion threshold in	V <sub>OUT</sub> rising	•	108%		
$V_{TH\_PG}$	percentage of target V <sub>OUT</sub>	V <sub>OUT</sub> falling		92%		
V <sub>TH_HYS_PG</sub>	Power Good reassertion hysteresis entering back into V <sub>TH_PG</sub>	V <sub>OUT</sub> rising or falling		2%		
I <sub>INRUSH</sub>	Inrush current upon turning on	V <sub>IN</sub> = 3.3 V, C <sub>OUT</sub> = 0.1 μF			10	mA
1	Ouisesent surrent	V <sub>IN</sub> = 3.3 V, I <sub>OUT</sub> = 0 A		10.5		
IQ	Quiescent current	V <sub>IN</sub> = 1.8 V, I <sub>OUT</sub> = 0 A		9		μA
1	Lookogo current	Switch disabled, V <sub>IN</sub> = 1.8 V		7	460	<b>π</b> Λ
I <sub>LKG</sub>	Leakage current	Switch disabled, V <sub>IN</sub> = 3.3 V		10	1150	nA
C <sub>OUT</sub>	External output capacitance			0.1		μF
		SWBx_DIS[1:0] = 01		100		
R <sub>DIS</sub>	Output auto-discharge resistance	SWBx_DIS[1:0] = 10		200		Ω
	· •	SWBx_DIS[1:0] = 11		500		

# 6.11 Digital Signals: I<sup>2</sup>C Interface

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low-level output voltage	V <sub>PULL_UP</sub> = 1.8 V			0.4	V
V <sub>IH</sub>	High-level input voltage		1.2			V
V <sub>IL</sub>	Low-level input voltage				0.4	V
I <sub>LKG</sub>	Leakage current	V <sub>PULL_UP</sub> = 1.8 V		0.01	0.3	μA

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



## 6.11 Digital Signals: I<sup>2</sup>C Interface (続き)

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Pullup resistance	Standard mode			8.5	
R <sub>PULL-UP</sub>		Fast mode			2.5	kΩ
		Fast mode plus			1	
C <sub>OUT</sub>	Total load capacitance per pin				50	pF

# 6.12 Digital Input Signals (LDOLS\_EN, SWA1\_EN, THERMTRIPB, PMICEN, SLP\_S3B, SLP\_S4B, SLP\_S0B)

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage		0.85			V
V <sub>IL</sub>	Low-level input voltage				0.4	V

#### 6.13 Digital Output Signals (IRQB, RSMRSTB, PCH\_PWROK, PROCHOT)

Over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> < 2 mA			0.4	V
I <sub>LKG</sub>	Leakage current	V <sub>PULL_UP</sub> = 1.8 V			0.35	μA

#### 6.14 Timing Requirements

over recommended free-air temperature range and over recommended input voltage range (typical values are at  $T_A$  = 25°C) (unless otherwise noted)

uniess c	otherwise noted)				
		MIN	NOM	MAX	UNIT
I <sup>2</sup> C INTE	RFACE	'		'	
f <sub>CLK</sub>	Clock frequency (standard mode)			100	
	Clock frequency (fast mode)			400	kHz
	Clock frequency (fast mode plus)		1000		
	Rise time (standard mode)			1000	
t <sub>r</sub>	Rise time (fast mode)			300	ns
	Rise time (fast mode plus)			120	
	Rise time (standard mode)			300	
t <sub>f</sub>	Rise time (fast mode)			300	ns
	Rise time (fast mode plus)			120	

#### 6.15 Switching Characteristics

over operating free-air temperature range and over recommended input voltage range (typical values are at  $T_A = 25$ °C) (unless otherwise noted)

1	***************************************					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
виск	BUCK CONTROLLERS					
t <sub>PG</sub>	Total turnon time	Measured from enable going high to when output reaches 90% of target value.		550	850	μs


Product Folder Links: TPS65094

資料に関するフィードバック(ご意見やお問い合わせ)を送信

## 6.15 Switching Characteristics (続き)

over operating free-air temperature range and over recommended input voltage range (typical values are at T<sub>A</sub> = 25°C) (unless otherwise noted)

i	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
T <sub>ON,MIN</sub>	Minimum ON time of DRVH		50		ns
_	Driver dead time	DRVH off to DRVL on	15		
T <sub>DEAD</sub>	Driver dead-time	DRVL off to DRVH on	30		ns
f <sub>SW</sub>	Switching frequency	Continuous-conduction mode, V <sub>IN</sub> = 13 V, V <sub>OUT</sub> ≥ 1 V	1000		kHz
виск с	ONVERTERS				
t <sub>PG</sub>	Total turnon time	Measured from enable going high to when output reaches 90% of target value. $V_{OUT}$ = 1 V, $C_{OUT}$ = 88 $\mu F$	250	1000	μs
		Continuous-conduction mode, BUCK3 V <sub>OUT</sub> = 1 V, I <sub>OUT</sub> = 1 A	1.6		
		Continuous-conduction mode, BUCK3 V <sub>OUT</sub> = 1.05 V, I <sub>OUT</sub> = 1 A	1.7		
$f_{SW}$	Switching frequency	Continuous-conduction mode, BUCK4 V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 1 A	2.5		MHz
		Continuous-conduction mode, BUCK5 V <sub>OUT</sub> = 1.24 V, I <sub>OUT</sub> = 1 A	2.4		
		Continuous-conduction mode, BUCK5 V <sub>OUT</sub> = 1.35 V, I <sub>OUT</sub> = 1 A	2.5		
LDOAx					
t <sub>STARTUP</sub>	Start-up time	Measured from enable going high to when output reaches 95% of final value, $V_{OUT}$ = 1.2 V, $C_{OUT}$ = 4.7 $\mu F$	180		μs
VTT LDO	)				
t <sub>STARTUP</sub>	Start-up time	Measured from enable going high to PG assertion, $V_{OUT}$ = 0.675 V, $C_{OUT}$ = 40 $\mu$ F	22		μs
SWA1					
	Turns on Aires	Measured from enable going high to reach 95% of final value, $V_{IN}=3.3\ V,\ C_{OUT}=0.1\ \mu F$	0.85		
t <sub>TURN-ON</sub> Turnon time		Measured from enable going high to reach 95% of final value, $V_{IN}$ = 1.8 V, $C_{OUT}$ = 0.1 $\mu F$	0.63		ms
SWB1_2					
	Measured from enable going high to reach 95% of final value, $V_{IN}$ = 3.3 V, $C_{OUT}$ = 0.1 $\mu F$		1.1		n
t <sub>TURN-ON</sub>	Turnon time	Measured from enable going high to reach 95% of final value, $V_{IN}$ = 1.8 V, $C_{OUT}$ = 0.1 $\mu F$	0.82		ms






図 6-1. BUCK1 (VNN) Efficiency at V<sub>OUT</sub> = 1 V

図 6-2. BUCK2 (VCCGI) Efficiency at  $V_{OUT}$  = 1 V

15

English Data Sheet: SWCS133

 $V_{SYS} = 5.4 V$ 

 $V_{SYS} = 13 \text{ V}$   $V_{SYS} = 18 \text{ V}$ 

88%

86%


84%

82%

78%

Efficiency 80%









図 6-3. BUCK6 (VDDQ) Efficiency at V<sub>OUT</sub> = 1.2 V

図 6-4. BUCK3 (VCCRAM) Efficiency at V<sub>OUT</sub> = 1.05






図 6-5. BUCK4 (V1P8A) Efficiency at  $V_{OUT} = 1.8 \text{ V}$ 

図 6-6. BUCK5 (V1P24A) Efficiency at V<sub>OUT</sub> = 1.24 V

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



#### 7 Detailed Description

#### 7.1 Overview

The TPS65094x device provides all the necessary power supplies for the Intel Reference Designs. For an overview of the different OTP configurations, consult  $\frac{1}{8}$  4-1. The following VRs are integrated: three step-down controllers (BUCK1, BUCK2, and BUCK6), three step-down converters (BUCK3, BUCK4, and BUCK5), a sink and source LDO (VTT LDO), three low-voltage  $V_{IN}$  LDOs (LDOA1–LDOA3), and three load switches that are managed by power-up sequence logic to provide the proper power rails, sequencing, and protection. All VRs have a built-in discharge resistor, and the value can be changed by the DISCHCNT1–DISCHCNT3 and LDOA1\_CTRL registers. When enabling a VR, the PMIC automatically disconnects the discharge resistor for that rail without any  $I^2C$  command.  $\frac{1}{8}$  7-1 summarizes the key characteristics of the voltage rails.

表 7-1. Summary of Voltage Regulators

RAIL	TYPE	INPUT VOLTAGE (V)		ОИТ	TYPICAL APPLICATION		
		MIN	MAX	MIN	TYP	MAX	CURRENT (mA)
BUCK1 (VNN)	Step-down controller	4.5	21	0.5	1.05	1.67	5000
BUCK2 (VCCGI)	Step-down controller	4.5	21	0.5	1	1.67	21000
BUCK3 (VCCRAM)	Step-down converter	4.5	5.5	0.65	1.05	3.575	3000
BUCK4 (V1P8A)	Step-down converter	4.5	5.5	0.65	1.8	3.575	1500
BUCK5 (V1P24A)	Step-down converter	4.5	5.5	0.5	1.24	1.67	1900
BUCK6 (VDDQ)	Step-down controller	4.5	21	0.5	OTP dependent	1.67	7000
LDOA1	LDO	4.5	5.5	1.35	OTP dependent	3.3	200 <sup>(1)</sup>
LDOA2	LDO	1.62	1.98	0.7	OTP dependent	1.5	600
LDOA3	LDO	1.62	1.98	0.7	OTP dependent	1.5	600
SWA1	Load switch	0.5	3.3				300
SWB1_2 <sup>(2)</sup>	Load switch	0.5	3.3				800 (combined)
VTT	Sink and source LDO	BUCK	output		V <sub>BUCK6</sub> / 2		OTP dependent

<sup>(1)</sup> When powered from a 5-V supply through the DRV5V\_2\_A1 pin. Otherwise, maximum current is limited by maximum I<sub>OUT</sub> of LDO5.

<sup>(2)</sup> For LPDDR3 and LPDDR4 memory, SWB1\_2 is configured to V1P8U and controlled by SLP\_S4B. For DDR3L memory, SWB1\_2 is configured to either V3P3S or V1P8S and controlled by SLP\_S3B.



#### 7.2 Functional Block Diagram




図 7-1. PMIC Functional Block Diagram




図 7-2. Apollo Lake Power Map

27

#### 7.3 Feature Description

#### 7.3.1 Power Good (PGOOD)

The TPS65094x device provides information on status of VRs through two Power Good signals or pins. 表 7-2 defines which signals are required to assert the PGOOD signals.

表 7-2. Power Good Summary

	QUALIFYING SIGNALS (LOGICAL AND)										
POWER GOOD <sup>(1)</sup>	UVLO (VSY S > 5.6 V)	PMIC EN	THERMTR IPB <sup>(2)</sup>	SLP_ S4B	SLP_S3 B	BUCK1_ PG (VNN)	BUCK4_ PG (V1P8A)	BUCK5_P G (V1P24A)	BUCK6_P G (VDDQ)	BUCK3_ PG (VCCRA M)	BUCK2_ PG (VCCGI)
RSMRSTB	✓	✓	<b>✓</b>			✓	✓	✓			
PCH_PWROK <sup>(2)</sup>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

- (1) All Power Good signals must immediately deassert at the loss of any of the qualifying signals, or at the occurrence of a fault condition.
- (2) THERMTRIPB is treated as deasserted until the first assertion of RSMRSTB.
- (3) BUCK1\_PG is only a part of RSMRSTB Power Good tree until the first assertion of PCH\_PWROK after PMICEN transition (L → H). Also, it becomes part of the PCH\_PWROK Power Good tree only after the first assertion of PCH\_PWROK.

#### 7.3.2 Register Reset Conditions

All registers are reset if any of the following conditions are met:

- · VSYS pin voltage drops below 5.4 V
- Falling edge of PMICEN for OTPs where LDOA1 is not "Always On"
- Falling edge of THERMTRIPB while RSMRSTB = 1
- Power fault of any regulator where xx\_FLTMSK = 0 (see セクション 7.6.28, PWR\_FAULT\_MASK1 Register, and セクション 7.6.29, PWR FAULT MASK2 Register)
- PMIC critical temperature shutdown

Additionally, BUCK1 and BUCK2 VID registers are reset on the falling edge of SLP\_S0IXB and SLP\_S3B.

#### 7.3.3 SMPS Voltage Regulators

The buck controllers integrate gate drivers for external power stages with programmable current limit (set by an external resistor at ILIMx pin), which allows for optimal selection of external passive components based on the desired system load. The buck converters include integrated power stage and require a minimum number of pins for power input, inductor, and output voltage feedback input. Combined with high-frequency switching, all these features allow use of inductors in small form factor, thus reducing the total cost and size of the system.

BUCK3-BUCK6 have selectable auto- and forced-PWM mode through the BUCKx\_MODE bit in the BUCKxCTRL register. In default auto mode, the VR automatically switches between PWM and PFM depending on the output load to maximize efficiency. The host cannot select Forced PWM mode for other SMPS VRs as they stay in auto mode at all times.

Product Folder Links: TPS65094

See  $\pm$  7-3 and  $\pm$  7-4 for the full voltage tables for all SMPS regulators.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-3. 10-mV Step-Size V<sub>OUT</sub> Range (BUCK1, BUCK2, BUCK5, BUCK6)

	表 /-3. 10-mv Ste	p-size vout italige	GOOGNI, DOCKZ	, bocks, bocks)	
VID Bits	V <sub>OUT</sub>	VID Bits	V <sub>OUT</sub>	VID Bits	V <sub>OUT</sub>
0000000	0	0101011	0.92	1010110	1.35
0000001	0.50	0101100	0.93	1010111	1.36
0000010	0.51	0101101	0.94	1011000	1.37
0000011	0.52	0101110	0.95	1011001	1.38
0000100	0.53	0101111	0.96	1011010	1.39
0000101	0.54	0110000	0.97	1011011	1.40
0000110	0.55	0110001	0.98	1011100	1.41
0000111	0.56	0110010	0.99	1011101	1.42
0001000	0.57	0110011	1.00	1011110	1.43
0001001	0.58	0110100	1.01	1011111	1.44
0001010	0.59	0110101	1.02	1100000	1.45
0001011	0.60	0110110	1.03	1100001	1.46
0001100	0.61	0110111	1.04	1100010	1.47
0001101	0.62	0111000	1.05	1100011	1.48
0001110	0.63	0111001	1.06	1100100	1.49
0001111	0.64	0111010	1.07	1100101	1.50
0010000	0.65	0111011	1.08	1100110	1.51
0010001	0.66	0111100	1.09	1100111	1.52
0010010	0.67	0111101	1.10	1101000	1.53
0010011	0.68	0111110	1.11	1101001	1.54
0010100	0.69	0111111	1.12	1101010	1.55
0010101	0.70	1000000	1.13	1101011	1.56
0010110	0.71	1000001	1.14	1101100	1.57
0010111	0.72	1000010	1.15	1101101	1.58
0011000	0.73	1000011	1.16	1101110	1.59
0011001	0.74	1000100	1.17	1101111	1.60
0011010	0.75	1000101	1.18	1110000	1.61
0011011	0.76	1000110	1.19	1110001	1.62
0011100	0.77	1000111	1.20	1110010	1.63
0011101	0.78	1001000	1.21	1110011	1.64
0011110	0.79	1001001	1.22	1110100	1.65
0011111	0.80	1001010	1.23	1110101	1.66
0100000	0.81	1001011	1.24	1110110	1.67
0100001	0.82	1001100	1.25	1110111	1.67
0100010	0.83	1001101	1.26	1111000	1.67
0100011	0.84	1001110	1.27	1111001	1.67
0100100	0.85	1001111	1.28	1111010	1.67
0100101	0.86	1010000	1.29	1111011	1.67
0100110	0.87	1010001	1.30	1111100	1.67
0100111	0.88	1010010	1.31	1111101	1.67
0101000	0.89	1010011	1.32	1111110	1.67
0101001	0.90	1010100	1.33	1111111	1.67
0101010	0.91	1010101	1.34		

29




# 表 7-4. 25-mV Step-Size V<sub>OUT</sub> Range (BUCK3, BUCK4)

VID Bits	V <sub>OUT</sub>	VID Bits	V <sub>OUT</sub>	VID Bits	V <sub>out</sub>
0000000	0	0101011	1.700	1010110	2.775
0000001	0.650	0101100	1.725	1010111	2.800
0000010	0.675	0101101	1.750	1011000	2.825
0000011	0.700	0101110	1.775	1011001	2.850
0000100	0.725	0101111	1.800	1011010	2.875
0000101	0.750	0110000	1.825	1011011	2.900
0000110	0.775	0110001	1.850	1011100	2.925
0000111	0.800	0110010	1.875	1011101	2.950
0001000	0.825	0110011	1.900	1011110	2.975
0001001	0.850	0110100	1.925	1011111	3.000
0001010	0.875	0110101	1.950	1100000	3.025
0001011	0.900	0110110	1.975	1100001	3.050
0001100	0.925	0110111	2.000	1100010	3.075
0001101	0.950	0111000	2.025	1100011	3.100
0001110	0.975	0111001	2.050	1100100	3.125
0001111	1.000	0111010	2.075	1100101	3.150
0010000	1.025	0111011	2.100	1100110	3.175
0010001	1.050	0111100	2.125	1100111	3.200
0010010	1.075	0111101	2.150	1101000	3.225
0010011	1.100	0111110	2.175	1101001	3.250
0010100	1.125	0111111	2.200	1101010	3.275
0010101	1.150	1000000	2.225	1101011	3.300
0010110	1.175	1000001	2.250	1101100	3.325
0010111	1.200	1000010	2.275	1101101	3.350
0011000	1.225	1000011	2.300	1101110	3.375
0011001	1.250	1000100	2.325	1101111	3.400
0011010	1.275	1000101	2.350	1110000	3.425
0011011	1.300	1000110	2.375	1110001	3.450
0011100	1.325	1000111	2.400	1110010	3.475
0011101	1.350	1001000	2.425	1110011	3.500
0011110	1.375	1001001	2.450	1110100	3.525
0011111	1.400	1001010	2.475	1110101	3.550
0100000	1.425	1001011	2.500	1110110	3.575
0100001	1.450	1001100	2.525	1110111	3.575
0100010	1.475	1001101	2.550	1111000	3.575
0100011	1.500	1001110	2.575	1111001	3.575
0100100	1.525	1001111	2.600	1111010	3.575
0100101	1.550	1010000	2.625	1111011	3.575
0100110	1.575	1010001	2.650	1111100	3.575
0100111	1.600	1010010	2.675	1111101	3.575
0101000	1.625	1010011	2.700	1111110	3.575
0101001	1.650	1010100	2.725	1111111	3.575
0101010	1.675	1010101	2.750		

#### 7.3.3.1 Controller Overview

The controllers are fast-reacting, high-frequency, scalable output power controllers capable of driving two external N-MOSFETs. They use a D-CAP2 control scheme that optimizes transient responses at high load currents for such applications as CORE and DDR supplies. The output voltage is compared with internal reference voltage after divider resistors. The PWM comparator determines the timing to turn on the high-side MOSFET. The PWM comparator response maintains a very small PWM output ripple voltage. Because the device does not have a dedicated oscillator for control loop on board, switching cycle is controlled by the adaptive ON time circuit. The ON time is controlled to meet the target switching frequency by feed-forwarding the input and output voltage into the ON time one-shot timer.

The D-CAP2 control scheme has an injected ripple from the SW node that is added to the reference voltage to simulate output ripple, which eliminates the need for ESR-induced output ripple from D-CAP<sup>™</sup> mode control. Thus, low-ESR output capacitors (such as low-cost ceramic MLCC capacitors) can be used with the controllers.




Copyright © 2017, Texas Instruments Incorporated

図 7-3. Controller Block Diagram

#### 7.3.3.2 Converter Overview

The PMIC synchronous step-down DC-DC converters include a unique hysteretic PWM control scheme which enables a high switching frequency converter, excellent transient and AC load regulation, as well as operation with cost-competitive external components. The controller topology supports forced PWM mode as well as power-save mode operation. Power-save mode operation, or PFM mode, reduces the quiescent current consumption and ensures high conversion efficiency at light loads by skipping switch pulses. In forced PWM mode, the device operates on a quasi-fixed frequency, avoids pulse skipping, and allows filtering of the switch noise by external filter components. The PMIC device offers fixed output voltage options featuring smallest solution size by using only three external components per converter.

A significant advantage of PMIC compared to other hysteretic PWM controller topologies is the excellent capability of the AC load transient regulation. When the output voltage falls below the threshold of the error comparator, a switch pulse is initiated, and the high-side switch is turned on. The high-side switch remains turned on until a minimum ON-time of tonimin expires and the output voltage trips the threshold of the error comparator or the inductor current reaches the high-side switch current limit. When the high-side switch turns off, the low-side switch rectifier is turned on and the inductor current ramps down until the high-side switch turns on again or the inductor current reaches zero. In forced PWM mode operation, negative inductor current is allowed to enable continuous conduction mode even at no load condition.



Copyright © 2016, Texas Instruments Incorporated

図 7-4. Converter Block Diagram

#### 7.3.3.3 DVS

BUCK1–BUCK6 and LDOA1–3 support dynamic voltage scaling (DVS) for maximum system efficiency. The VR outputs can slew up and down in either 10-mV or 25-mV steps using the 7-bit voltage ID (VID) defined in 2500 6.7, Electrical Characteristics: Buck Controllers, and 2500 6.8, Electrical Characteristics: Synchronous Buck Converters. DVS slew rate is minimum 2.5 mV/ $\mu$ s. To meet the minimum slew rate, VID progresses to the next code at 3- $\mu$ s (nom) interval per 10-mV step. When DVS is active, the VR is forced into PWM mode to ensure the output keeps track of VID code with minimal delay. Additionally, PGOOD is masked when DVS is in progress. 2700 7-5 shows an example of slew down and up from one VID to another.




図 7-5. DVS Timing Diagram I

As shown in  $\boxtimes$  7-6, if a BUCKx\_VID[6:0] is set to 7b000 0000, the output voltage slews down to 0.5 V first, and then drifts down to 0 V as the SMPS stops switching. Subsequently, if a BUCKx\_VID[6:0] is set to a value (neither 7b000 0000 nor 7b000 0001) when the output voltage is less than 0.5 V, the VR ramps up to 0.5 V first with soft-start kicking in, then it slews up to the target voltage in the aforementioned slew rate.

注

A fixed 200  $\mu$ s of soft-start time is reserved for  $V_{OUT}$  to reach 0.5 V. In this case, however, the SMPS is not forced into PWM mode because it otherwise could cause  $V_{OUT}$  to droop momentarily if  $V_{OUT}$  is drifting above 0.5 V for any reason.




図 7-6. DVS Timing Diagram II

#### 7.3.3.4 Current Limit

The buck controllers (BUCK1, BUCK2, and BUCK6) have inductor-valley current-limit architecture and the current limit is programmable by an external resistor at the ILIMx pin.  $\pm$  1 shows the calculation for a desired resistor value, depending on specific application conditions. I<sub>LIMREF</sub> is the current source out of the ILIMx pin that is typically 50  $\mu$ A, and R<sub>DSON</sub> is the maximum channel resistance of the low-side FET. The scaling factor is 1.3 to take into account all errors and temperature variations of R<sub>DSON</sub>, I<sub>LIMREF</sub>, and R<sub>ILIM</sub>. Finally, 8 is another scaling factor associated with I<sub>LIMREF</sub>.

$$R_{ILIM} = \frac{R_{DSON} \times 8 \times 1.3 \times \left(I_{LIM} - \frac{I_{ripple(min)}}{2}\right)}{I_{LIMREF}}$$
(1)

where

- I<sub>LIM</sub> is the target current limit. An appropriate margin must be allowed when determining I<sub>LIM</sub> from maximum output DC load current.
- I<sub>ripple(min)</sub> is the minimum peak-to-peak inductor ripple current for a given V<sub>OUT</sub>.

$$I_{ripple(min)} = \frac{V_{OUT} (V_{IN(MIN)} - V_{OUT})}{L_{max} \times V_{IN(MIN)} \times f_{sw(max)}}$$
(2)

#### where

- L<sub>max</sub> is maximum inductance
- f<sub>sw(max)</sub> is maximum switching frequency
- V<sub>IN(MIN)</sub> minimum input voltage to the external power stage

The buck converter limit inductor peak current cycle-by-cycle to I<sub>IND\_LIM</sub> is specified in セクション 6.8, *Electrical Characteristics: Synchronous Buck Converters*.

#### 7.3.4 LDOs and Load Switches

#### 7.3.4.1 VTT LDO

Powered from the BUCK6 output (VDDQ), the VTT LDO tracks VDDQ and regulates to half of the VDDQ voltage for proper DDR termination. The LDO current limit is OTP dependent, and it is designed specifically to power DDR memory. The VTT LDO is enabled by assertion (L  $\rightarrow$  H) of the SLP\_S0B pin and is disabled by deassertion (H  $\rightarrow$  L) of the same pin. The LDO core is a transconductance amplifier with large gain, and it drives a current output stage that either sources or sinks current depending on the deviation of VTTFB pin voltage from the target regulation voltage.

#### 7.3.4.2 LDOA1-LDOA3

The TPS65094x device integrates three optional general-purpose LDOs. LDOA1 is powered from a 5-V supply through the DRV5V\_2\_A1 pin and it can be factory configured to be an Always-On rail as long as a valid power supply is available at VSYS. See 表 7-5 for LDOA1 output voltage options. LDOA2 and LDOA3 share a power input pin (PVINLDOA2\_A3). The output regulation voltages are set by writing to LDOAx\_VID[3:0] bits (Reg 0x9A, 0x9B, and 0xAE). See 表 7-6 for LDOA2 and LDOA3 output voltage options. LDOA1 is controlled by LDOA1CTRL register. LDOA2 and LDOA3 can be controlled either by the LDOLS\_EN pin or by writing to the LDOA2\_EN bit (Reg 0xA0) and the LDOA3\_EN bit (Reg 0xA1) as long as LDOLS\_EN is low.

表 7-5. LDOA1 Output Voltage Options

VID Bits	V <sub>OUT</sub>						
0000	1.35	0100	1.8	1000	2.3	1100	2.85
0001	1.5	0101	1.9	1001	2.4	1101	3.0
0010	1.6	0110	2.0	1010	2.5	1110	3.3
0011	1.7	0111	2.1	1011	2.7	1111	Not Used

表 7-6. LDOA2 and LDOA3 Output Voltage Options

VID Bits	V <sub>OUT</sub>						
0000	0.70	0100	0.90	1000	1.10	1100	1.30
0001	0.75	0101	0.95	1001	1.15	1101	1.35
0010	0.80	0110	1.00	1010	1.20	1110	1.40
0011	0.85	0111	1.05	1011	1.25	1111	1.50

#### 7.3.4.3 Load Switches

The PMIC features three general-purpose load switches. SWA1 has a power input pin (PVINSWA1), while SWB1 and SWB2 share a power input pin (PVINSWB1\_B2). All switches have built-in slew rate control during start-up to limit the inrush current.

Product Folder Links: TPS65094

English Data Sheet: SWCS133

表 7-7 lists the control signals for enabling and disabling each LDO and load switch.

表 7-7. Summary of LDO and Load Switch Control

CONTROL SIGNAL	RAIL
SLP_S4B or SLP_S3B <sup>(1)</sup>	SWB1_2
LDOLS_EN <sup>(2)</sup>	LDOA2, LDOA3, SWA1
SWA1_EN <sup>(3)</sup>	SWA1
SLP_S0B <sup>(4)</sup>	VTT LDO

- (1) For LPDDR3 and LPDDR4 memory, SWB1\_2 is configured to V1P8U and controlled by SLP\_S4B. For DDR3L memory, SWB1\_2 is configured to either V3P3S or V1P8S and controlled by SLP\_S3B.
- (2) When LDOLS\_EN = 0, the user can write to enable bits in Reg 0xA0-Reg 0xA1 to enable or disable the rails. Alternatively, all of them could be factory configured to be part of sequence along with other voltage rails. Pin name changed to SWA1\_EN when LDOA1 is factory programmed to always on.
- (3) When SWA1\_EN = 0, the user can write to enable bits in Reg 0xA0\_Reg 0xA1 to enable or disable the rails. Alternatively, all of them could be factory configured to be part of sequence along with other voltage rails. Pin name changed to LDOLS\_EN when LDOA1 is not factory programmed to always on.
- (4) BUCK6 PG should be asserted as well.

#### 7.3.5 Power Sequencing and VR Control

When a valid power source is available at VSYS (VSYS  $\geq$  5.6 V), internal analog blocks including LDO5 and LDO3P3 are enabled. For part numbers with LDOA1 set as an always on rail, the PMIC leaves reset and I $^2$ C communication is available as soon as LDO3P3 and LDO5 power goods are confirmed. For part numbers with LDOA1 set as a general-purpose LDO, the PMIC remains in reset until PMICEN is set high. Five input pins of the TPS65094x device are driven by a host or by external-controller (EC) defined power states that transition from one to another in sequence.

表 7-8 shows various system-level power states. Also, 表 7-9 summarizes a list of active rails in each power state. The sequencing for the transitions between these states is described in the following sections.

If a rail is either disabled by I<sup>2</sup>C or OTP programming, then it is not enabled by the following sequences. For example, VTT LDO is not enabled for LPDDR4 OTPs.

表 7-8. Power State and Corresponding I/O Status

POWER			SIGNALS FROM PMIC				
STATE	PMICEN	SLP_S4B <sup>(1)</sup>	SLP_S3B <sup>(1)</sup>	SLP_S0B <sup>(2)</sup>	THERMTRIPB(3)	RSMRSTB	PCH_PWROK
G3	0	0	0	0	0	0	0
S4/S5	1	0	0	1	1	1	0
S3	1	1	0	1	1	1	0
S0iX	1	1	1	0	1	1	1
S0	1	1	1	1	1	1	1

- (1) When PMIC is first enabled, SLP\_S4B and SLP\_S3B are to be treated as if they are low (actual state of signal ignored) until the deassertion of RSMRSTB (L → H).
- (2) When PMIC is first enabled, SLP\_S0B are to be treated as if they are high (actual state of signal ignored) until the assertion of PCH\_PWROK (L → H).
- (3) THERMTRIPB is to be treated as if it is high (actual state of signal ignored) until the deassertion of RSMRSTB (L → H).

#### 表 7-9. Active Rails in Each Power State

POWER STATE	ACTIVE RAILS					
S4/S5	BUCK1 (VNN), BUCK4 (V1P8A), BUCK5 (V1P24A)					
S3	Rails in S4/S5 + SWB1_2 (V1P8U) <sup>(1)</sup> , BUCK6 (VDDQ)					

Product Folder Links: *TPS65094* 

Copyright © 2024 Texas Instruments Incorporated




## 表 7-9. Active Rails in Each Power State (続き)

POWER STATE	ACTIVE RAILS						
S0	Rails in S3 + SWB1_2 <sup>(2)</sup> , VTT, BUCK2 (VCCGI), BUCK3 (VCCRAM)						
S0iX	Rails in S0 – BUCK1 (VNN), BUCK2 (VCCGI), BUCK3 (VCCRAM), VTT						

- (1) For LPDDR3 and LPDDR4
- (2) For DDR3L

#### 7.3.5.1 Cold Boot



☑ 7-7. Cold Boot Sequence

As  $V_{SYS}$  crosses above  $V_{SYS\_UVLO\_5V} + V_{SYS\_UVLO+5V\_HYS}$ , the cold-boot sequence is initiated by pulling the PMICEN pin high followed by driving the remaining control pins high in order. SLP\_S3B and SLP\_S4B may go high at the same time. SLP\_S0B is not defined until the first transition to S0 after RSMRSTB deassertion. SLP\_S0B is defined for all Sx power-state transitions after the first transition to S0.



表 7-10 lists definitions of the timing delays. These timing delays also apply to the subsequent sequences. T0 to T10 are factory programmable to 0 ms, 2 ms, 4 ms, 8 ms, 16 ms, 24 ms, 32 ms, or 64 ms.


表 7-10. Definition of Delays During Cold Boot Sequence

DELAY	DESCRIPTION	TYP VALUE	UNIT
T0	PMICEN to BUCK1 (VNN) enable	0	ms
T1	PMICEN to BUCK4 (V1P8A) enable	4	ms
T2	BUCK4 PG to BUCK5 (V1P24A) enable	0	ms
Т3	BUCK5 PG to RSMRSTB deassertion	10	ms
T4	SLP_S4B deassertion to SWB1_2 (V1P8U) enable	0	ms
T5	SLP_S4B deassertion to BUCK6 (VDDQ) enable	4	ms
T6	Logical AND of BUCK6 PG, SLP_S0B, SLP_S3B, and SLP_S4B to VTT enable	0	ms
T7	SLP_S0B deassertion to BUCK3 (VCCRAM) enable	2	ms
Т8	Logical AND of all PGs (except BUCK2) to PCH_PWROK assertion. User selectable from POK_DELAY register.	100	ms

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

#### 7.3.5.2 Cold OFF



(1) LPDDR3 and LPDDR4 (2) DDR3L

図 7-8. Cold OFF Sequence

Cold OFF sequence is initiated by pulling the SLP\_S3B pin low in the S0 state, followed by SLP\_S4B, SLP\_S0B, and PMICEN.

#### 7.3.5.3 Connected Standby Entry and Exit




図 7-9. Connected Standby Entry and Exit Sequence

S0 to S0iX (Connected Standby) entry and exit occurs when SLP\_S0B is pulled low and high, respectively. In Connected Standby state, VTT LDO is turned off, but all PGOODs remain asserted. BUCK1–BUCK3 are not disabled, but instead stop switching while BUCK4–BUCK6 remain in regulation. SWB1\_2 also stays enabled. On entry, BUCK2 and BUCK3 decay to 0 V with their VID registers retaining the last programmed values to which the BUCKs ramp back up on exit. The host can write to BUCK2CTRL and BUCK3CTRL registers regardless of the state of the SLP\_S0B pin while SLP\_S3B and SLP\_S4B are high, which means that BUCK2 and BUCK3 can be changed to ramp to a different voltage upon exiting S0iX than they had when entering S0iX state. BUCK1 ramps back up to the default value (1.05 V).


表 7-11 summarizes status of each VR in Connected Standby state.

表 7-11. Summary of Rails on Connected Standby Entry and Exit

VR	S0 → S0IX	S0IX → S0
BUCK1 (VNN)	0 V	1.05 V
BUCK2 (VCCGI)	0 V	0 V
BUCK3 (VCCRAM)	0 V	1.05 V
BUCK4 (V1P8A)	VID value	VID value
BUCK5 (V1P24A)	VID value	VID value
BUCK6 (VDDQ)	OTP dependent	OTP dependent
VTT LDO (VTT)	OFF	VDDQ / 2
SWB1_2	ON	ON

#### 7.3.5.4 S0 to S3 Entry and Exit

Assertion of SLP\_S3B (H  $\rightarrow$  L) triggers S3 entry. Deassertion of SLP\_S3B causes S3 exit and S0 entry as depicted in  $\boxtimes$  7-10. On S3 exit, BUCK1–BUCK3 behave exactly the same way as they do on S0iX exit, which is explained in セクション 7.3.5.3, Connected Standby Entry and Exit.



SWB1\_2 (V1P8U)<sup>(1)</sup>

- (1) LPDDR3 and LPDDR4
- (2) DDR3L

図 7-10. S3 Entry and Exit Sequence

#### 7.3.5.5 S0 to S4/5 Entry and Exit

Assertion of the SLP\_S4B (H  $\rightarrow$  L) after the S3 entry pushes the sequence further down to S4/5 where SWB1\_2 (for LPDDR3 or LPDDR4) and BUCK6 are disabled. Any rails not shown are essentially the same as the S0 to S3 entry and exit case described in  $\boxtimes$  7-11.




図 7-11. S4/5 Entry and Exit Sequence

#### 7.3.5.6 Emergency Shutdown

When  $V_{SYS}$  crosses below  $V_{SYS\_UVLO\_5V}$ , all Power Good pins are deasserted; after 444 ns (nominal) of delay, all VRs shut down (see  $\boxtimes$  7-12). Upon shutdown, all internal discharge resistors are set to 100  $\Omega$  to ensure timely decay of all VR outputs. VSYS crossing above  $V_{SYS\_UVLO\_5V} + V_{SYS\_UVLO\_5V\_HYS}$  and assertion of PMICEN is required to re-enable the VRs.

Other conditions that cause emergency shutdown are the following:

- The die temperature rising above the critical temperature threshold (T<sub>CRIT</sub>)
- Falling edge of THERMTRIPB
- Deassertion of Power Good of any rail or failure to reach power good within 10 ms of enable (configurable)




図 7-12. Emergency Shutdown Sequence

#### 7.4 Device Functional Modes

#### 7.4.1 Off Mode

When power supply at the VSYS pin is less than  $V_{SYS\_UVLO\_5V}$  (5.4-V nominal) +  $V_{SYS\_UVLO\_5V\_HYS}$  (0.2-V nominal), the device is in off mode, where all output rails are disabled. If the supply voltage is greater than  $V_{SYS\_UVLO\_3V}$  (3.6-V nominal) +  $V_{SYS\_UVLO\_3V\_HYS}$  (0.15-V nominal) while it is still less than  $V_{SYS\_UVLO\_5V}$  +  $V_{SYS\_UVLO\_5V\_HYS}$ , then the internal band-gap reference (VREF pin) along with LDO3P3 are enabled and regulated at target values.

## 7.4.2 Standby Mode

#### 7.4.3 Active Mode

The device proceeds to active mode when any output rail is enabled either through an input pin as discussed in 27.3.5, Power Sequencing and VR Control, or by writing to the EN bits through I<sup>2</sup>C. Output regulation voltage can also be changed by writing to the VID bits defined in 27.3.5, Register Maps.

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

43

## 7.5 Programming

#### 7.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is a 2-wire serial interface developed by NXP<sup>™</sup> (formerly Philips Semiconductor) (see the I<sup>2</sup>C-Bus Specification and user manual, Rev 4, 13 February 2012). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open-drain I/O pins, DATA and CLK. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the start and stop of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The TPS65094x device works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode

(1 Mbps). The interface adds flexibility to the power supply solution, enabling programming of most functions to new values depending on the instantaneous application requirements. Register contents are loaded when  $V_{SYS}$  higher than  $V_{SYS\_UVLO\_5V}$  is applied to the TPS65094x device. The  $I^2C$  interface is running from an internal oscillator that is automatically enabled when there is an access to the interface.

The data transfer protocol for standard and fast modes are exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from F/S-mode, and it is referred to as H/S-mode.

The TPS65094x device supports 7-bit addressing; however, 10-bit addressing and general call address are not supported. The default device address is 0x5E.

#### 7.5.1.1 F/S-Mode Protocol

The master initiates data transfer by generating a START condition. The START condition exists when a high-to-low transition occurs on the SDA line while SCL is high (see ☑ 7-13). All I<sup>2</sup>C-compatible devices should recognize a START condition.

The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see

☑ 7-14). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see ☒ 7-15), by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master identifies that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit = 0) or receive data from the slave (R/W bit = 1). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. Any 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high (see  $\boxtimes$  7-13). This STOP condition releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C-compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices detect that the bus is released, and they wait for a START condition followed by a matching address.

Product Folder Links: TPS65094

を送信 Copyright © 2024 Texas Instruments Incorporated




図 7-13. START and STOP Conditions




図 7-14. Bit Transfer on the I<sup>2</sup>C Bus




図 7-15. Acknowledge on the I<sup>2</sup>C Bus






図 7-16. I<sup>2</sup>C Bus Protocol




図 7-18. I<sup>2</sup>C Interface READ from TPS65094x in F/S Mode (Only Repeated START is Supported)

47

# 7.6 Register Maps

#### 7.6.1

Default value of RESERVED R/W bits must not be written to the opposite value.

## 7.6.2 VENDORID: PMIC Vendor ID Register (offset = 00h) [reset = 0010 0010]

#### 図 7-19. VENDORID Register (offset = 00h) [reset = 0010 0010]

Bit	7	6	5	4	3	2	1	0
Bit Name	VENDORID[7]	VENDORID[6]	VENDORID[5]	VENDORID[4]	VENDORID[3]	VENDORID[2]	VENDORID[1]	VENDORID[0]
TPS65094x	0	0	1	0	0	0	1	0
Access	R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-12. VENDORID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	VENDORID[7:0]	R	00100010	Vendor identification register

## 7.6.3 DEVICEID: PMIC Device and Revision ID Register (offset = 01h) [reset = OTP Dependent]

## 図 7-20. DEVICEID Register (offset = 01h) [reset = OTP Dependent]

Bit	7	6	5	4	3	2	1	0
Bit Name	REVID[1]	REVID[0]	OTP_ VERSION[1]	OTP_ VERSION[0]	PART_ NUMBER[3]	PART_ NUMBER[2]	PART_ NUMBER[1]	PART_ NUMBER[0]
TPS650940	0	0	0	0	1	0	0	0
TPS650941	0	0	1	0	1	0	0	1
TPS650942	0	0	0	1	1	0	1	0
TPS650944	0	0	0	0	1	1	0	0
TPS650945	0	0	0	0	1	1	0	1
TPS650947	0	0	0	0	1	1	1	1
Access	R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

資料に関するフィードバック(ご意見やお問い合わせ)を送信

#### 表 7-13. DEVICEID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7–6	REVID[1:0]	R	OTP	Silicon revision ID
5–4	OTP_VERSION[1:0]	R	ОТР	OTP variation ID  00: A  01: B  10: C  11: D
3–0	PART_NUMBER[3:0]	R	ОТР	Device part number ID  1000: TPS650940  1001: TPS650941  1010: TPS650942  1011: TPS650943  1100: TPS650944  1101: TPS650945  1110: TPS650946  1111: TPS650947  0000: TPS650948

## 7.6.4 IRQ: PMIC Interrupt Register (offset = 02h) [reset = 0000 0000]

## 図 7-21. IRQ Register (offset = 02h) [reset = 0000 0000]

		-		•	, <b>-</b>	-		
Bit	7	6	5	4	3	2	1	0
Bit Name	VENDOR_ IRQ	RESERVED	RESERVED	RESERVED	ONOFFSRC	RESERVED	RESERVED	DIETEMP
TPS65094x	0	0	0	0	0	0	0	0
Access	R/W	R	R	R	R/W	R	R	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-14. IRQ Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VENDOR_IRQ	R/W	0	Vendor-specific interrupt, indicating fault event occurrence. Asserted when either one of following conditions occurs:  A. Deassertion of Power Good of any VR  B. Overcurrent detection from BUCK1, BUCK2, BUCK6, or VTT LDO  C. Die temperature crosses over the hot temperature threshold (T <sub>HOT</sub> )  D. Die temperature crosses over the critical temperature threshold (T <sub>CRIT</sub> )  10: Not asserted  11: Asserted. Host to write 1 to clear.
3	ONOFFSRC	R/W	0	Asserted when PMIC shuts down.  0: Not asserted.  1: Asserted. Host to write 1 to clear.
0	DIETEMP	R/W	0	Die Temp interrupt. Asserted when PMIC die temperature crosses above the hot temperature threshold (T <sub>HOT</sub> ).  0: Not asserted.  1: Asserted. Host to write 1 to clear.

## 7.6.5 IRQ\_MASK: PMIC Interrupt Mask Register (offset = 03h) [reset = 1111 1111]

## 図 7-22. IRQ\_MASK Register (offset = 03h) [reset = 1111 1111]

Bit	7	6	5	4	3	2	1	0
Bit Name	MVENDOR_IR Q	RESERVED	RESERVED	RESERVED	MONOFFSRC	RESERVED	RESERVED	MDIETEMP
TPS65094x	1	1	1	1	1	1	1	1
Access	R/W	R	R	R	R/W	R	R	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-15. IRQ MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	MVENDOR_IRQ	R/W	1	Vendor-specific fault interrupt mask.  0: Not masked  1: Masked
3	MONOFFSRC	R/W	1	PMIC shutdown event interrupt mask  0: Not masked  1: Masked
0	MDIETEMP	R/W	1	Die temp interrupt mask.  0: Not masked  1: Masked

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

49

## 7.6.6 PMICSTAT: PMIC Status Register (offset = 04h) [reset = 0000 0000]

## 図 7-23. PMICSTAT Register (offset = 04h) [reset = 0000 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	SDIETEMP						
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-16. PMICSTAT Register Field Descriptions

Bit	Field	Type	Reset	Description
0	SDIETEMP	R		PMIC die temperature status. <b>0</b> : PMIC die temperature is below T <sub>HOT</sub> . <b>1</b> : PMIC die temperature is above T <sub>HOT</sub> .

#### 7.6.7 OFFONSRC: PMIC Power Transition Event Register (offset = 05h) [reset = 0000 0000]

# 図 7-24. OFFONSRC Register (offset = 05h) [reset = 0000 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	RESERVED	COLDOFF	UVLO	OCP	CRITTEMP
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R	R	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-17. OFFONSRC Register Field Descriptions

Bit	Field	Туре	Reset	Description
3	COLDOFF	R/W	0	Set by PMIC cleared by host. Host writes 1 to this bit to clear it.  0 = Cleared  1 = PMIC was shut down by host through PMIC_EN pin.
2	UVLO	R/W	0	Set by PMIC cleared by host. Host writes 1 to this bit to clear it.  0 = Cleared  1 = PMIC was shut down due to a UVLO event (VSYS less 5.4 V). The setting of this bit sets the ONOFFSRC bit in the PMIC_IRQ register.
1	OCP	R/W	0	Set by PMIC cleared by host. Host writes 1 to this bit to clear it.  0 = Cleared  1 = PMIC shut down due to a power fault event. The setting of this bit sets the ONOFFSRC bit in the PMIC_IRQ register.
0	CRITTEMP	R/W	0	Set by PMIC cleared by host. Host writes 1 to this bit to clear it.  0 = Cleared  1 = PMIC shut down due to the rise of PMIC die temperature above critical temperature threshold (T <sub>CRIT</sub> ). The setting of this bit sets the ONOFFSRC bit in the PMIC_IRQ register.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TPS65094

#### 7.6.8 BUCK1CTRL: BUCK1 Control Register (offset = 20h) [reset = 0011 1000]

#### 図 7-25. BUCK1CTRL Register (offset = 20h) [reset = 0011 1000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	BUCK1_VID[6]	BUCK1_VID[5]	BUCK1_VID[4]	BUCK1_VID[3]	BUCK1_VID[2]	BUCK1_VID[1]	BUCK1_VID[0]
TPS65094x	0	0	1	1	1	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-18. BUCK1CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
6–0	BUCK1_VID[6:0]	R/W	111 (15 (7)	This field sets the BUCK1 regulator output regulation voltage in normal mode. Default = 1.05 V. Note that 0 V is a valid setting and all Power Goods stay high when VID is set to 0x00 and (or) SLP_S0B goes low. See 表 7-3 for full details.

#### 7.6.9 BUCK2CTRL: BUCK2 Control Register (offset = 21h) [reset = 0000 0000]

#### 図 7-26. BUCK2CTRL Register (offset = 21h) [reset = 0000 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	BUCK2_VID[6]	BUCK2_VID[5]	BUCK2_VID[4]	BUCK2_VID[3]	BUCK2_VID[2]	BUCK2_VID[1]	BUCK2_VID[0]
TPS65094x	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-19. BUCK2CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
6–0	BUCK2_VID[6:0]	R/W	,	This field sets the BUCK2 regulator output regulation voltage in normal mode. Default = 0 V. Note that 0 V is a valid setting and all Power Goods must stay high when VID is set to 0x00 and (or) SLP_S0B goes low. See $表$ 7-3 for full details.

#### 7.6.10 BUCK3CTRL: BUCK3 Control Register (offset = 23h) [reset = 0001 0001]

## 図 7-27. BUCK3CTRL Register (offset = 23h) [reset = 0001 0001]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	BUCK3_VID[6]	BUCK3_VID[5]	BUCK3_VID[4]	BUCK3_VID[3]	BUCK3_VID[2]	BUCK3_VID[1]	BUCK3_VID[0]
TPS65094x	0	0	0	1	0	0	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-20. BUCK3CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
6–0	BUCK3_VID[6:0]	R/W		This field sets the BUCK3 regulator output regulation voltage in normal mode. Default = 1.05 V. Note that 0 V is a valid setting and all Power Goods must stay high when VID is set to 0x00 and (or) SLP_S0B goes low. See $\frac{1}{8}$ 7-4 for full details.

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SWCS133

## 7.6.11 BUCK4CTRL: BUCK4 Control Register (offset = 25h) [reset = OTP Dependent]

## 図 7-28. BUCK4CTRL Register (offset = 25h) [reset = OTP Dependent]

					, <b>-</b>			
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	BUCK4_MODE	RESERVED
TPS650940, TPS650941, TPS65942, and TPS650944	0	0	1	1	1	1	0	1
TPS650945, and TPS650947	0	0	1	1	1	1	1	1
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 7-21. BUCK4CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
1	BUCK4_MODE	R/W	TPS650940 , TPS650941 , TPS65942, and TPS650944 : 0 TPS650945 , and TPS650947 : 1	This field sets the BUCK4 regulator operating mode. <b>0</b> = Automatic mode <b>1</b> = Forced PWM mode

## 7.6.12 BUCK5CTRL: BUCK5 Control Register (offset = 26h) [reset = OTP Dependent]

#### 図 7-29. BUCK5CTRL Register (offset = 26h) [reset = OTP Dependent]

			_	•	, <b>-</b>	•	-	
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	BUCK5_MODE	RESERVED
TPS650940, TPS650941, TPS65942, and TPS650944	0	0	1	1	1	1	0	1
TPS650945, and TPS650947	0	0	1	1	1	1	1	1
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 7-22. BUCK5CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
1	BUCK5_MODE	R/W	TPS650940 , TPS650941 , TPS65942, and TPS650944 : 0 TPS650945 , and TPS650947 : 1	This field sets the BUCK5 regulator operating mode. <b>0</b> = Automatic mode <b>1</b> = Forced PWM mode

Product Folder Links: TPS65094

資料に関するフィードバック(ご意見やお問い合わせ)を送信



# 7.6.13 BUCK6CTRL: BUCK6 Control Register (offset = 27h) [reset = 0011 1101]

# 図 7-30. BUCK6CTRL Register (offset = 27h) [reset = 0011 1101]

	— · · · · · · · · · · / · · · · · · · ·										
Bit	7	6	5	4	3	2	1	0			
Bit Name	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	BUCK6_MODE	RESERVED			
TPS65094x	0	0	1	1	1	1	0	1			
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-23. BUCK6CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
1	BUCK6_MODE	R/W	1	This field sets the BUCK6 regulator operating mode. <b>0</b> = Automatic mode <b>1</b> = Forced PWM mode

53

# 7.6.14 DISCHCNT1: Discharge Control1 Register (offset = 40h) [reset = 0101 0101]

All xx\_DIS[1:0] bits automatically set to 00 when the corresponding VR is enabled. Discharge resistance values listed here are approximate.

#### 図 7-31. DISCHCNT1 Register (offset = 40h) [reset = 0101 0101]

					, <b>-</b>			
Bit	7	6	5	4	3	2	1	0
Bit Name	BUCK4_DIS[1]	BUCK4_DIS[0]	BUCK3_DIS[1]	BUCK3_DIS[0]	BUCK2_DIS[1]	BUCK2_DIS[0]	BUCK1_DIS[1]	BUCK1_DIS[0]
TPS65094x	0	1	0	1	0	1	0	1
Access	R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 7-24. DISCHCNT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7–6	BUCK4_DIS[1:0]	R/W	01	BUCK4 discharge resistance 00: No discharge 01: 100 $\Omega$ 10: 200 $\Omega$ 11: 500 $\Omega$
5–4	BUCK3_DIS[1:0]	R/W	01	BUCK3 discharge resistance 00: No discharge 01: 100 $\Omega$ 10: 200 $\Omega$ 11: 500 $\Omega$
3–2	BUCK2_DIS[1:0]	R/W	01	BUCK2 discharge resistance 00: No discharge 01: 100 $\Omega$ 10: 200 $\Omega$ 11: 500 $\Omega$
1–0	BUCK1_DIS[1:0]	R/W	01	BUCK1 discharge resistance 00: No discharge 01: 100 $\Omega$ 10: 200 $\Omega$ 11: 500 $\Omega$

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

#### 7.6.15 DISCHCNT2: Discharge Control2 Register (offset = 41h) [reset = 0101 0101]

All xx\_DIS[1:0] bits automatically set to 00 when the corresponding VR is enabled. Discharge resistance values listed here are approximate.

#### 図 7-32. DISCHCNT2 Register (offset = 41h) [reset = 0101 0101]

Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA2_DIS[1]	LDOA2_DIS[0]	SWA1_DIS[1]	SWA1_DIS[0]	BUCK6_DIS[1]	BUCK6_DIS[0]	BUCK5_DIS[1]	BUCK5_DIS[0]
TPS65094x	0	1	0	1	0	1	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-25. DISCHCNT2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7–6	LDOA2_DIS[1:0]	R/W	01	LDOA2 discharge resistance 00: No discharge 01: 100 $\Omega$ 10: 200 $\Omega$ 11: 500 $\Omega$
5–4	SWA1_DIS[1:0]	R/W	01	SWA1 discharge resistance 00: No discharge 01: $100 \Omega$ 10: $200 \Omega$ 11: $500 \Omega$
3–2	BUCK6_DIS[1:0]	R/W	01	BUCK6 discharge resistance 00: No discharge 01: $100 \Omega$ 10: $200 \Omega$ 11: $500 \Omega$
1–0	BUCK5_DIS[1:0]	R/W	01	BUCK5 discharge resistance 00: No discharge 01: $100 \Omega$ 10: $200 \Omega$ 11: $500 \Omega$

## 7.6.16 DISCHCNT3: Discharge Control3 Register (offset = 42h) [reset = 0000 0101]

All xx\_DIS[1:0] bits automatically set to 00 when the corresponding VR is enabled. Discharge resistance values listed here are approximate.

## 図 7-33. DISCHCNT3 Register (offset = 42h) [reset = 0000 0101]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	RESERVED	SWB1_DIS[1]	SWB1_DIS[0]	LDOA3_DIS[1]	LDOA3_DIS[0]
TPS65094x	0	0	0	0	0	1	0	1
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-26. DISCHCNT3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
3–2	SWB1_DIS[1:0]	R/W		SWB1 discharge resistance <b>00</b> : No discharge <b>01</b> : $100 \Omega$ <b>10</b> : $200 \Omega$ <b>11</b> : $500 \Omega$

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック (ご意見やお問い合わせ) を送信

55



## 表 7-26. DISCHCNT3 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
1–0	LDOA3_DIS[1:0]	R/W	01	LDOA3 discharge resistance 00: No discharge 01: 100 $\Omega$ 10: 200 $\Omega$ 11: 500 $\Omega$

#### 7.6.17 POK DELAY: PCH PWROK Delay Register (offset = 43h) [reset = 0000 0111]

Programmable Power Good delay for PCH\_PWROK pin, measured from the moment when all VRs reach the regulation range to Power Good assertion.

#### 図 7-34. POK\_DELAY Register (Offset = 43h) [reset = 0000 0111]

				•			-	
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PWROKDELAY [2]	PWROKDELAY [1]	PWROKDELAY [0]
TPS65094x	0	0	0	0	0	1	1	1
Access	R	R	R	R	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-27. POK\_DELAY Register Field Descriptions

Bit	Field	Туре	Reset	Description
2-0	PWROKDELAY[2:0]	R/W	111	Programmable delay measured from the moment all rails have reached regulation voltage to assertion of PCH_PWROK. All values have ±10% variation.  000 = 2.5 ms 001 = 5.0 ms 010 = 10 ms 011 = 15 ms 100 = 20 ms 111 = 50 ms 110 = 75 ms 111 = 100 ms (default)

#### 7.6.18 FORCESHUTDN: Force Emergency Shutdown Control Register (offset = 91h) [reset = 0000 0000]

## 図 7-35. FORCESHUTDN Register (offset = 91h) [reset = 0000 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	SDWN						
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-28. FORCESHUTDN Register Field Descriptions

Bit	Field	Туре	Reset	Description
0	SDWN	R/W	0	Forces reset of the PMIC. The bit is self-clearing. <b>0</b> = No action <b>1</b> = PMIC is forced to shut down.

#### 7.6.19 BUCK4VID: BUCK4 VID Register (offset = 94h) [reset = 0010 1111]

#### 図 7-36. BUCK4VID Register (offset = 94h) [reset = 0010 1111]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	BUCK4_VID[6]	BUCK4_VID[5]	BUCK4_VID[4]	BUCK4_VID[3]	BUCK4_VID[2]	BUCK4_VID[1]	BUCK4_VID[0]
TPS65094x	0	0	1	0	1	1	1	1

Product Folder Links: TPS65094

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

# www.ti.com/ja-jp

#### 図 7-36. BUCK4VID Register (offset = 94h) [reset = 0010 1111] (続き)

			- 3	,	,	· · · · · · · · · · · · · · · · · · ·	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-29. BUCK4VID Register Field Descriptions

Bit	Field	Туре	Reset	Description
6–0	BUCK4_VID[6:0]	R/W	(1.80.V)	This field sets the BUCK4 regulator output regulation voltage in normal mode. Default = 1.80 V. Note that 0 V is a valid setting and all Power Goods must stay high when VID is set to 0x00. See 表 7-4 for full details.

## 7.6.20 BUCK5VID: BUCK5 VID Register (offset = 96h) [reset = 0100 1011]

## 図 7-37. BUCK5VID Register (Offset = 96h) [reset = 0100 1011]

					, <b>-</b>		-	
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	BUCK5_VID[6]	BUCK5_VID[5]	BUCK5_VID[4]	BUCK5_VID[3]	BUCK5_VID[2]	BUCK5_VID[1]	BUCK5_VID[0]
TPS65094x	0	1	0	0	1	0	1	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-30. BUCK5VID Register Field Descriptions

Bit	Field	Туре	Reset	Description
6–0	BUCK5_VID[6:0]	R/W	171 74 77	This field sets the BUCK5 regulator output regulation voltage in normal mode. Default = 1.24 V. Note that 0 V is a valid setting and all Power Goods stay high when VID is set to 0x00. See $\frac{1}{5}$ 7-3 for full details.

## 7.6.21 BUCK6VID: BUCK6 VID Register (offset = 98h) [reset = OTP Dependent]

#### 図 7-38. BUCK6VID Register (Offset = 98h) [reset = OTP Dependent]

				(	, [			
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	BUCK6_VID[6]	BUCK6_VID[5]	BUCK6_VID[4]	BUCK6_VID[3]	BUCK6_VID[2]	BUCK6_VID[1]	BUCK6_VID[0]
TPS650940, TPS650944 and TPS650945	0	0	1	1	1	1	0	1
TPS650941	0	1	0	0	0	1	1	1
TPS650942 and TPS650947	0	1	0	1	0	1	1	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Copyright © 2024 Texas Instruments Incorporated

# 表 7-31. BUCK6VID Register Field Descriptions

Bit	Field	Туре	Reset	Description
6–0	BUCK6_VID[6:0]	R/W	TPS650940, TPS650944, and TPS650945: 0111101 (1.1 V) TPS650941: 1000111 (1.20 V) TPS650942, and TPS650947: 1010110 (1.35 V)	This field sets the BUCK6 regulator output regulation voltage in normal mode. Default = OTP Dependent. Note that 0 V is a valid setting and all Power Goods stay high when VID is set to 0x00. See 表 7-3 for full details.

English Data Sheet: SWCS133



## 7.6.22 LDOA2VID: LDOA2 VID Register (offset = 9Ah) [reset = OTP Dependent]

LDOA2\_SLPVID is used when SLP\_S0B is low. Keep LDOA2\_SLPVID equal to LDOA2\_VID if sleep functionality is not desired.

図 7-39. LDOA2VID Register (offset = 9Ah) [reset = OTP Dependent]

Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA2_ SLPVID[1]	LDOA2_ SLPVID[2]	LDOA2_ SLPVID[1]	LDOA2_ SLPVID[0]	LDOA2_VID[3]	LDOA2_VID[2]	LDOA2_VID[1]	LDOA2_VID[0]
TPS650940, TPS650941, TPS650942, TPS650945, and TPS650947	1	0	1	0	1	0	1	0
TPS650944	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-32. LDOA2VID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	LDOA2_SLPVID[3:0]	R/W	TPS650940, TPS650941, TPS650942, TPS650945, and TPS650947: 1010 (1.2 V) TPS650944: 0000 (0.7 V)	This field sets the LDOA2 regulator output regulation voltage in sleep mode. Default = OTP Dependent. See 表 7-6 for full details.
3–0	LDOA2_VID[3:0]	R/W	TPS650940, TPS650941, TPS650942, TPS650945, and TPS650947: 1010 (1.2 V) TPS650944: 0000 (0.7 V)	This field sets the LDOA2 regulator output regulation voltage in normal mode. Default = OTP Dependent. See 表 7-6 for full details.

#### 7.6.23 LDOA3VID: LDOA3 VID Register (offset = 9Bh) [reset = OTP Dependent]

LDOA3\_SLPVID is used when SLP\_S0B is low. Keep LDOA3\_SLPVID equal to LDOA3\_VID if sleep functionality is not desired.

図 7-40, LDOA3VID Register (offset = 9Bh) [reset = OTP Dependent]

Bit	7	6	5	4	3	2	1	0	
Bit Name	LDOA3_ SLPVID[3]	LDOA3_ SLPVID[2]	LDOA3_ SLPVID[1]	LDOA3_ SLPVID[0]	LDOA3_VID[3]	LDOA3_VID[2]	LDOA3_VID[1]	LDOA3_VID[0]	
TPS650940, TPS650941, TPS650942, TPS650945, and TPS650947	1	0	1	1	1	0	1	1	
TPS650944	0	0	0	0	0	0	0	0	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

# 表 7-33. LDOA3VID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	LDOA3_SLPVID[3:0]	R/W	TPS650940, TPS650941, TPS650942, TPS650945, and TPS650947: 1011 (1.25 V) TPS650944: 0000 (0.7 V)	This field sets the LDOA3 regulator output regulation voltage in sleep mode. Default = OTP Dependent. See 表 7-6 for full details.
3–0	LDOA3_VID[3:0]	R/W	TPS650940, TPS650941, TPS650942, TPS650945, and TPS650947: 1011 (1.25 V) TPS650944: 0000 (0.7 V)	This field sets the LDOA3 regulator output regulation voltage in normal mode. Default = OTP Dependent. See 表 7-6 for full details.

# 7.6.24 VR\_CTRL1: BUCK1-3 Control Register (offset = 9Ch) [reset = OTP Dependent]

# 図 7-41. VR\_CTRL1 Register (offset = 9Ch) [reset = OTP Dependent]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	BUCK3_MODE	BUCK2_MODE	BUCK1_MODE	BUCK3_ DISABLEB	BUCK2_ DISABLEB	BUCK1_ DISABLEB
TPS650940, TPS650941, TPS650942, and TPS650944	0	0	0	0	0	1	1	1
TPS650945, and TPS650947	0	0	1	0	0	1	1	1
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 7-34. VR\_CTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
5	BUCK3_MODE	R/W	TPS6509 40, TPS6509 41, TPS6509 42, and TPS6509 44: 0 TPS6509 45, and TPS6509 47: 1	This field sets the BUCK3 regulator operating mode. <b>0</b> = Automatic mode <b>1</b> = Forced PWM mode
4	BUCK2_MODE	R/W	0	This field sets the BUCK2 regulator operating mode. <b>0</b> = Automatic mode <b>1</b> = Forced PWM mode
3	BUCK1_MODE	R/W	0	This field sets the BUCK1 regulator operating mode. <b>0</b> = Automatic mode <b>1</b> = Forced PWM mode
2	BUCK3_DISABLEB	R/W	1	BUCK3 Active Low Disable bit. Writing 0 to this bit forces BUCK3 to turn off regardless of status of enable pins (PMICEN, SLP_Sx). Has priority over BUCK3_EN.  0: Disabled  1: BUCK3 operates normally.
1	BUCK2_DISABLEB	R/W	1	BUCK2 Active Low Disable bit. Writing 0 to this bit forces BUCK2 to turn off regardless of status of enable pins (PMICEN, SLP_Sx). Has priority over BUCK2_EN.  0: Disabled  1: BUCK2 operates normally.

## 表 7-34. VR\_CTRL1 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
0	BUCK1_DISABLEB	R/W	1	BUCK1 Active Low DISABLE bit. Writing 0 to this bit forces BUCK1 to turn off regardless of status of enable pins (PMICEN, SLP_Sx). Has priority over BUCK1_EN.  0: Disabled 1: BUCK1 operates normally.

# 7.6.25 VR\_CTRL2: VR Enable Register (offset = 9Eh) [reset = 0000 0000]

## 図 7-42. VR\_CTRL2 Register (offset = 9Eh) [reset = 0000 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA2_EN	SWA1_EN	BUCK6_EN	BUCK5_EN	BUCK4_EN	BUCK3_EN	BUCK2_EN	BUCK1_EN
TPS65094x	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

資料に関するフィードバック (ご意見やお問い合わせ) を送信

## 表 7-35. VR\_CTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	LDOA2_EN	R/W	0	LDOA2 Enable bit.  0: Enabled if LDOLS_EN = 1  1: Enabled regardless of LDOLS_EN state
6	SWA1_EN	R/W	0	SWA1 Enable bit.  0: Enabled if LDOLS_EN pin or SWA1_EN pin = 1 1: Enabled regardless of LDOLS_EN or SWA1_EN state
5	BUCK6_EN	R/W	0	BUCK6 Enable bit.  0: BUCK6 operates normally. 1: Enabled regardless of power sequencing
4	BUCK5_EN	R/W	0	BUCK5 Enable bit.  0: BUCK5 operates normally.  1: Enabled regardless of power sequencing
3	BUCK4_EN	R/W	0	BUCK4 Enable bit.  0: BUCK4 operates normally.  1: Enabled regardless of power sequencing
2	BUCK3_EN	R/W	0	BUCK3 Enable bit. BUCK3_DISABLEB has priority over BUCK3_EN.  0: BUCK3 operates normally.  1: Enabled regardless of power sequencing, unless BUCK3_DISABLEB = 0
1	BUCK2_EN	R/W	0	BUCK2 Enable bit. BUCK2_DISABLEB has priority over BUCK2_EN.  0: BUCK2 operates normally.  1: Enabled regardless of power sequencing, unless BUCK2_DISABLEB = 0
0	BUCK1_EN	R/W	0	BUCK1 Enable bit. BUCK1_DISABLEB has priority over BUCK1_EN.  0: BUCK1 operates normally.  1: Enabled regardless of power sequencing, unless BUCK1_DISABLEB = 0

# 7.6.26 VR\_CTRL3: VR Enable/Disable Register (offset = 9Fh) [reset = OTP Dependent]

#### 図 7-43. VR CTRL3 Register (Offset = 9Fh) [reset = OTP Dependent]

Bit	7	6	5	4	3	2	1	0					
Bit Name	RESERVED	SWB1_2_ DISABLEB	SWA1_ DISABLEB	VTT_ DISABLEB	VTT_EN	RESERVED	SWB1_2_EN	LDOA3_EN					
TPS650940, TPS650944, and TPS650945	0	1	1	0	1	0	0	0					
TPS650941, TPS650942 and TPS650947	0	1	1	1	0	0	0	0					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Product Folder Links: TPS65094

61

English Data Sheet: SWCS133



#### 表 7-36. VR CTRL3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
6	SWB1_2_DISABLEB	R/W	1	SWB1_2 Active Low Disable Bit. Writing 0 to this bit forces SWB1_2 to turn off regardless of status of enable pins (PMICEN, SLP_Sx). Has priority over SWB1_2_EN.  0: Disabled  1: SWB1_2 operates normally.
5	SWA1_DISABLEB	R/W	1	SWA1 Active Low Disable Bit. Writing 0 to this bit forces SWA1 to turn off regardless of status of enable pins (PMICEN, SLP_Sx). Has priority over SWA1_EN.  0: Disabled 1: SWA1 operates normally.
4	VTT_DISABLEB	R/W	TPS650940, TPS650944, and TPS650945: 0 TPS650941, TPS650942 and TPS650947: 1	VTT_LDO Active Low Disable Bit. Writing 0 to this bit forces VTT_LDO to turn off regardless of status of enable pins (PMICEN, SLP_Sx). Has priority over VTT_EN.  0: Disabled 1: VTT_LDO operates normally.
3	VTT_EN	R/W	TPS650940, TPS650944 and TPS650945: 1 TPS650941, TPS650942 and TPS650947: 0	VTT_LDO Enable bit. VTT_DISABLEB has priority over VTT_EN.  0: VTT_LDO operates normally.  1: Enabled regardless of power sequencing, unless VTT_DISABLEB = 0
1	SWB1_2_EN	R/W	0	SWB1_2_Enable bit. SWB1_2_DISABLEB has priority over SWB1_2_EN.  0: SWB1_2 operates normally.  1: Enabled regardless of power sequencing, unless SWB1_2_DISABLEB = 0
0	LDOA3_EN	R/W	0	LDOA3 Enable bit.  0: Enabled if LDOLS_EN = 1  1: Enabled regardless of LDOLS_EN state

# 7.6.27 GPO\_CTRL: GPO Control Register (offset = A1h) [reset = 0010 0000]

# 図 7-44. GPO\_CTRL Register (offset = A1h) [reset = 0010 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	GPO_LVL	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
TPS65094x	0	0	1	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

資料に関するフィードバック(ご意見やお問い合わせ)を送信

# 表 7-37. GPO\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
5	GPO_LVL	R/W	1	Open-drain GPO output level bit.  0: The pin is driven to logic low.  1: The pin is high impedance.

# 7.6.28 PWR\_FAULT\_MASK1: VR Power Fault Mask1 Register (offset = A2h) [reset = 1100 0000]

# 図 7-45. PWR\_FAULT\_MASK1 Register (offset = A2h) [reset = 1100 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA2_ FLTMSK	SWA1_ FLTMSK	BUCK6_ FLTMSK	BUCK5_ FLTMSK	BUCK4_ FLTMSK	BUCK3_ FLTMSK	BUCK2_ FLTMSK	BUCK1_ FLTMSK
TPS65094x	1	1	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-38. PWR\_FAULT\_MASK1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	LDOA2_FLTMSK	R/W	1	LDOA2 Power Fault Mask. When masked, power fault from LDOA2 does not cause PMIC shutdown.  0: Not masked 1: Masked
6	SWA1_FLTMSK	R/W	1	SWA1 Power Fault Mask. When masked, power fault from SWA1 does not cause PMIC shutdown.  0: Not masked 1: Masked
5	BUCK6_FLTMSK	R/W	0	BUCK6 Power Fault Mask. When masked, power fault from BUCK6 does not cause PMIC shutdown.  0: Not masked 1: Masked
4	BUCK5_FLTMSK	R/W	0	BUCK5 Power Fault Mask. When masked, power fault from BUCK5 does not cause PMIC shutdown.  0: Not masked 1: Masked
3	BUCK4_FLTMSK	R/W	0	BUCK4 Power Fault Mask. When masked, power fault from BUCK4 does not cause PMIC shutdown.  0: Not masked 1: Masked
2	BUCK3_FLTMSK	R/W	0	BUCK3 Power Fault Mask. When masked, power fault from BUCK3 does not cause PMIC shutdown.  0: Not masked 1: Masked
1	BUCK2_FLTMSK	R/W	0	BUCK2 Power Fault Mask. When masked, power fault from BUCK2 does not cause PMIC shutdown.  0: Not masked 1: Masked
0	BUCK1_FLTMSK	R/W	0	BUCK1 Power Fault Mask. When masked, power fault from BUCK1 does not cause PMIC shutdown.  0: Not masked 1: Masked

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

63



# 7.6.29 PWR\_FAULT\_MASK2: VR Power Fault Mask2 Register (offset = A3h) [reset = 0011 0111]

## 図 7-46. PWR\_FAULT\_MASK2 Register (offset = A3h) [reset = 0011 0111]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	V5ANA_ FLTMSK	LDOA1_ FLTMSK	VTT_ FLTMSK	SWB1_2_ FLTMSK[1]	SWB1_2_ FLTMSK[0]	LDOA3_ FLTMSK
TPS65094x	0	0	1	1	0	1	1	1
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-39. PWR\_FAULT\_MASK2 Register Field Descriptions

Bit	Field	Type	Reset	Description
5	V5ANA_FLTMSK	R/W	1	V5ANA Power Fault Mask. When masked, power fault from V5ANA does not cause PMIC shutdown.  0: Not masked  1: Masked
4	LDOA1_FLTMSK	R/W	1	LDOA1 Power Fault Mask. When masked, power fault from LDOA1 does not cause PMIC shutdown.  0: Not masked  1: Masked
3	VTT_FLTMSK	R/W	0	VTT LDO Power Fault Mask. When masked, power fault from VTT LDO does not cause PMIC shutdown.  0: Not Masked  1: Masked
2–1	SWB1_2_FLTMSK	R/W	11	SWB1_2 Power Fault Mask. When masked, power fault from SWB1_2 does not cause PMIC shutdown.  00: Not masked  11: Masked  01-10 = RESERVED
0	LDOA3_FLTMSK	R/W	1	LDOA3 Power Fault Mask. When masked, power fault from LDOA3 does not cause PMIC shutdown.  0: Not masked 1: Masked

## 7.6.30 DISCHCNT4: Discharge Control4 Register (offset = ADh) [reset = 0110 0001]

# 図 7-47. DISCHCNT4 Register (offset = ADh) [reset = 0110 0001]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	VTT_DIS	RESERVED	RESERVED	RESERVED	RESERVED
TPS65094x	0	1	1	0	0	0	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

資料に関するフィードバック(ご意見やお問い合わせ)を送信

#### 表 7-40. DISCHNT4 Register Field Descriptions

Bit	Field	Type	Reset	Description
4	VTT_DIS	R/W		VTT_LDO discharge resistance ${f 0}$ = No discharge ${f 1}$ = 100 ${f \Omega}$

## 7.6.31 LDOA1CTRL: LDOA1 Control Register (offset = AEh) [reset = OTP Dependent]

## 図 7-48. LDOA1CTRL Register (offset = AEh) [reset = OTP Dependent]

Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA1_DIS[1]	LDOA1_DIS[0]	LDOA1_SDWN _CONFIG	LDOA1_VID[3]	LDOA1_VID[2]	LDOA1_VID[1]	LDOA1_VID[0]	LDOA1_EN
TPS650940, TPS650941, TPS650942, TPS650945 and TPS650947	0	1	1	1	1	1	0	0
TPS650944	0	1	1	0	1	0	0	1
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 7-41. LDOA1CTRL Register Field Descriptions

	₹ 7-41. EDOATCTRE Register Field Descriptions								
Bit	Field	Type	Reset	Description					
7–6	LDOA1_DIS[1:0]	R/W	01	LDOA1 discharge resistance 00: No discharge 01: $100~\Omega$ 10: $200~\Omega$ 11: $500~\Omega$					
5	LDOA1_SDWN_CONFIG	R/W	1	Control for Disabling LDOA1 during Emergency Shutdown  1: LDOA1 will turn off during Emergency Shutdown.  1: LDOA1 will not turn off during Emergency Shutdown as long as LDOA1_EN = 1.					
4–1	LDOA1_VID[3:0]	R/W	TPS650940, TPS650941, TPS650942, TPS650945 and TPS650947: 1110 (3.3 V) TPS650944: 0100 (1.8V)	This field sets the LDOA3 regulator output regulation voltage in normal mode. Default = OTP Dependent. See 表 7-5 for full details.					
0	LDOA1_EN	R/W	TPS650940, TPS650941, TPS650942, TPS650945 and TPS650947: 0 TPS650944: 1	LDOA1 Enable Bit.  0: Disable  1: Enable					

# 7.6.32 PG\_STATUS1: Power Good Status1 Register (offset = B0h) [reset = 0000 0000]

## 図 7-49. PG\_STATUS1 Register (offset = B0h) [reset = 0000 0000]

		<b>—</b>	-	•	, -		-	
Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA2_ PGOOD	RESERVED	BUCK6_ PGOOD	BUCK5_ PGOOD	BUCK4_ PGOOD	BUCK3_ PGOOD	BUCK2 _PGOOD	BUCK1_ PGOOD
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# 表 7-42. PG\_STATUS1 Register Field Descriptions

	2 7-42.1 O_OTATOOT Register Field Descriptions							
Bit	Field	Туре	Reset	et Description				
7	LDOA2_PGOOD	R	0	LDOA2 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.				

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

65



## 表 7-42. PG\_STATUS1 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
5	BUCK6_PGOOD	R	0	BUCK6 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
4	BUCK5_PGOOD	R	0	BUCK5 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
3	BUCK4_PGOOD	R	0	BUCK4 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
2	BUCK3_PGOOD	R	0	BUCK3 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
1	BUCK2_PGOOD	R	0	BUCK2 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
0	BUCK1_PGOOD	R	0	BUCK1 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.

# 7.6.33 PG\_STATUS2: Power Good Status2 Register (offset = B1h) [reset = 0000 0000]

## 図 7-50. PG\_STATUS2 Register (offset = B1h) [reset = 0000 0000]

Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	LDO5_ PGOOD	LDOA1_ PGOOD	VTT_ PGOOD	RESERVED	RESERVED	LDOA3_ PGOOD
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-43. PG\_STATUS2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
5	LDO5_PGOOD	R	0	LDO5 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
4	LDOA1_PGOOD	R	0	LDOA1 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
3	VTT_PGOOD	R	0	VTT LDO Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.
0	LDOA3_PGOOD	R	0	LDOA3 Power Good status.  0: The output is not in target regulation range.  1: The output is in target regulation range.

#### 7.6.33.1 PWR\_FAULT\_STATUS1: Power Fault Status1 Register (offset = B2h) [reset = 0000 0000]

## 図 7-51. PWR\_FAULT\_STATUS1 Register (offset = B2h) [reset = 0000 0000]

	<b>—</b> . •		0 ., 00 .			1.000.		
Bit	7	6	5	4	3	2	1	0
Bit Name	LDOA2_ PWRFLT	RESERVED	BUCK6_ PWRFLT	BUCK5_ PWRFLT	BUCK4_ PWRFLT	BUCK3_ PWRFLT	BUCK2_ PWRFLT	BUCK1_ PWRFLT
TPS65094x	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Product Folder Links: TPS65094

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Copyright © 2024 Texas Instruments Incorporated

#### 表 7-44. PWR FAULT STATUS1 Register Field Descriptions

	X 1-41 Wit_I Add I_d IA (G) Register Flow Descriptions								
Bit	Field	Type	Reset	Description					
7	LDOA2_PWRFLT	R	0	This fields indicates that LDOA2 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					
5	BUCK6_PWRFLT	R	0	This fields indicates that BUCK6 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					
4	BUCK5_PWRFLT	R	0	This fields indicates that BUCK5 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					
3	BUCK4_PWRFLT	R	0	This fields indicates that BUCK4 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					
2	BUCK3_PWRFLT	R	0	This fields indicates that BUCK3 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					
1	BUCK2_PWRFLT	R	0	This fields indicates that BUCK2 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					
0	BUCK1_PWRFLT	R	0	This fields indicates that BUCK1 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.					

# 7.6.33.2 PWR\_FAULT\_STATUS2: Power Fault Status2 Register (offset = B3h) [reset = 0000 0000]

#### 図 7-52. PWR\_FAULT\_STATUS2 Register (offset = B3h) [reset = 0000 0000]

						-	-	
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	LDOA1_ PWRFLT	VTT_ PWRFLT	RESERVED	RESERVED	LDOA3_ PWRFLT
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-45. PWR\_FAULT\_STATUS2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
4	LDOA1_PWRFLT	R/W	0	This fields indicates that LDOA1 has lost regulation.  1: No Fault.  1: Power fault has occurred. The host to write 1 to clear.
3	VTT_PWRFLT	R/W	0	This fields indicates that VTT LDO has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.
0	LDOA3_PWRFLT	R/W	0	This fields indicates that LDOA3 has lost regulation.  0: No Fault.  1: Power fault has occurred. The host to write 1 to clear.

67



# 7.6.34 TEMPHOT: Temperature Hot Status Register (offset = B5h) [reset = 0000 0000]

Asserted when an internal temperature sensor detects rise of die temperature above the HOT temperature threshold  $(T_{HOT})$ . There are five temperature sensors across the die.

#### 図 7-53. TEMPHOT Register (offset = B5h) [reset = 0000 0000]

			•	•	, <b>-</b>		-	
Bit	7	6	5	4	3	2	1	0
Bit Name	RESERVED	RESERVED	RESERVED	DIE_HOT	VTT_HOT	TOP-RIGHT _HOT	TOP-LEFT _HOT	BOTTOM- RIGHT_HOT
TPS65094x	0	0	0	0	0	0	0	0
Access	R	R	R	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## 表 7-46. TEMPHOT Register Field Descriptions

Bit	Field	Туре	Reset	Description
4	DIE_HOT	R/W	0	Temperature of rest of die has exceeded T <sub>HOT</sub> . <b>0</b> : Not asserted. <b>1</b> : Asserted. The host to write 1 to clear.
3	VTT_HOT	R/W	0	Temperature of VTT LDO has exceeded T <sub>HOT</sub> .  0: Not asserted.  1: Asserted. The host to write 1 to clear.
2	TOP-RIGHT_HOT	R/W	0	Temperature of die top-right has exceeded T <sub>HOT</sub> . Top-right corner of die from top view given pin 1 is in top-left corner. <b>0</b> : Not asserted. <b>1</b> : Asserted. The host to write 1 to clear.
1	TOP-LEFT_HOT	R/W	0	Temperature of die top-left has exceeded T <sub>HOT</sub> . Top-left corner of die from top view given pin 1 is in top-left corner.  0: Not asserted.  1: Asserted. The host to write 1 to clear.
0	BOTTOM-RIGHT_HOT	R/W	0	Temperature of die bottom-right has exceeded T <sub>HOT</sub> . Bottom-right corner of die from top view given pin 1 is in top-left corner.  0: Not asserted.  1: Asserted. The host to write 1 to clear.

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS65094* 



# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Typical Application

For a detailed description about application usage, refer to the *TPS65094x Design Guide* and to the *TPS65094x Schematic Checklist, Layout Checklist, and ILIM Calculator Tool*. The TPS65094x can be used in several different applications from computing, industrial interfacing, and much more. This section describes the general application information and provides a more detailed description on the TPS65094x device that powers the Intel Apollo Lake system. The functional block diagram for the device is shown in  $\boxtimes$  8-1, which outlines the typical external components necessary for proper device functionality.

69






図 8-1. Functional Block Diagram

English Data Sheet: SWCS133

## 8.1.1 Design Requirements

The TPS65094x device requires decoupling capacitors on the supply pins. Follow the values for recommended capacitance on these supplies given in the *Specifications* section. The controllers, converter, LDOs, and some other features can be adjusted to meet specific application requirements. セクション 8.1.2, *Detailed Design Procedure*, describes how to design and adjust the external components to achieve desired performance.


#### 8.1.2 Detailed Design Procedure

#### 8.1.2.1 Controller Design Procedure

Designing the controller can be divided into the following steps:

- 1. Design the output filter.
- 2. Select the FETs.
- 3. Select the bootstrap capacitor.
- 4. Select the input capacitors.
- 5. Set the current limits.

☑ 8-2 shows a diagram of the controller. Controllers BUCK1, BUCK2, and BUCK6 require a 5-V supply and capacitors at their corresponding DRV5V\_x\_x pins. For most applications, the DRV5V\_x\_x input must come from the LDO5P0 pin to ensure uninterrupted supply voltage; a 2.2-μF, X5R, 20%, 10-V, or similar capacitor must be used for decoupling.



Copyright © 2017, Texas Instruments Incorporated

図 8-2. Controller Diagram

#### 8.1.2.1.1 Selecting the Output Capacitors

TI recommends using ceramic capacitors with low ESR values to provide the lowest output voltage ripple. The output capacitor requires either an X7R or an X5R dielectric. Capacitors with Y5V or Z5U dielectrics display a wide variation in capacitance over temperature and become resistive at high frequencies.

At light load currents, the controller operates in PFM mode, and the output voltage ripple is dependent on the output-capacitor value and the PFM peak inductor current. Higher output-capacitor values minimize the voltage ripple in PFM mode. To achieve specified regulation performance and low output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC bias voltage.

For the output capacitors of the BUCK controllers, TI recommends placing small ceramic capacitors between the inductor and load with many vias to the PGND plane. This solution typically provides the smallest and lowest cost solution available for DCAP2 controllers.

To meet the transient specifications, the output capacitance must equal or exceed the minimum capacitance listed in the electrical characteristics table for BUCK1, BUCK2, and BUCK6 (assuming quality layout techniques are followed). See セクション 6.7, Electrical Characteristics: Buck Controllers.

#### 8.1.2.1.2 Selecting the Inductor

An inductor must be placed between the external FETs and the output capacitors. Together, the inductor and output capacitors make the double-pole that contributes to stability. In addition, the inductor is responsible for the output ripple, efficiency, and transient performance. When the inductance increases, the ripple current decreases, which typically results in an increased efficiency. However, with an increase in inductance, the transient performance decreases. Finally, the inductor selected must be rated for appropriate saturation current, core losses, and DC resistance (DCR).

式 3 shows the calculation for the recommended inductance for the controller.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{sw} \times I_{OUT(MAX)} \times K_{IND}}$$
(3)

#### where

- V<sub>OUT</sub> is the typical output voltage.
- V<sub>IN</sub> is the typical input voltage.
- · f<sub>SW</sub> is the typical switching frequency.
- I<sub>OUT(MAX)</sub> is the maximum load current.
- K<sub>IND</sub> is the ratio of I<sub>Lripple</sub> to the I<sub>OUT(MAX)</sub>. For this application, TI recommends that K<sub>IND</sub> is set to a value from 0.2 to 0.4.

With the chosen inductance value and the peak current for the inductor in steady state operation,  $I_{L(max)}$  can be calculated using  $\not\equiv$  4. The rated saturation current of the inductor must be higher than the  $I_{L(MAX)}$  current.

$$I_{L(MAX)} = I_{OUT(MAX)} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times V_{IN} \times f_{sw} \times L}$$
(4)

Following the previous equations, 表 8-1 lists the preferred inductor selected for the controllers..

#### 表 8-1. Recommended Inductors

MANUFACTURER	PART NUMBER	VALUE	SIZE	HEIGHT
Cyntec	PIMB061H	0.47 µH	6.8 mm × 7.3 mm	1.8 mm
Cyntec	PIMB062D	0.22 μH	6.8 mm × 7.3 mm	2.4 mm

Product Folder Links: TPS65094

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

#### 8.1.2.1.3 Selecting the FETs

This controller is designed to drive two NMOS FETs. Typically, lower  $R_{DSON}$  values are better for improving the overall efficiency of the controller. However, higher gate-charge thresholds result in lower efficiency, so the two must be balanced for optimal performance. As the  $R_{DSON}$  for the low-side FET decreases, the minimum current limit increases; therefore, ensure selection of the appropriate values for the FETs, inductor, output capacitors, and current-limit resistor. Tl's CSD87331Q3D, CSD87381P, and CSD87588N devices are recommended for the controllers, depending on the required maximum current.

#### 8.1.2.1.4 Bootstrap Capacitor

To ensure the internal high-side gate drivers are supplied with a stable low-noise supply voltage, a capacitor must be connected between the SWx pins and the respective BOOTx pins. TI recommends placing ceramic capacitors with the value of 0.1  $\mu$ F for the controllers. During testing, a 0.1- $\mu$ F, size 0402, 10-V capacitor is used for the controllers.

TI recommends reserving a small resistor in series with the bootstrap capacitor in case the turnon and turnoff of the FETs must be slowed to reduce voltage ringing on the switch node, which is a common practice for controller design.

#### 8.1.2.1.5 Selecting the Input Capacitors

Due to the nature of the switching controller with a pulsating input current, a low-ESR input capacitor is required for best input-voltage filtering and also for minimizing the interference with other circuits caused by high input-voltage spikes. For the controller, a typical 2.2-µF capacitor can be used for the DRV5V\_x\_x pin to handle the transients on the driver. For the FET input, 10 µF of input capacitance (after derating) is recommended for most applications. To achieve the low-ESR requirement, a ceramic capacitor is recommended. However, the voltage rating and DC-bias characteristic of ceramic capacitors must be considered. For better input-voltage filtering, the input capacitor can be increased without any limit.

### 8.1.2.1.5.1 Setting the Current Limit

The current-limiting resistor value must be chosen based on 式 1.

注

Use the correct value for the ceramic capacitor capacitance after derating to achieve the recommended input capacitance.

TI recommends placing a ceramic capacitor as close as possible to the FET across the respective VSYS and PGND pins of the FETs. The preferred capacitors for the controllers are two Murata GRM21BR61E226ME44: 22  $\mu$ F, 0805, 25 V,  $\pm$ 20%, or similar capacitors.

#### 8.1.2.2 Converter Design Procedure

Designing the converter has only the following two steps:

- 1. Design the output filter.
- 2. Select the input capacitors.

The converter must be supplied by a 5-V source. Z 8-3 shows a diagram of the converter.




図 8-3. Converter Diagram

#### 8.1.2.2.1 Selecting the Inductor

An inductor must be placed between the external FETs and the output capacitors. Together, the inductor and output capacitors form a double-pole in the control loop that contributes to stability. In addition, the inductor is responsible for the output ripple, efficiency, and transient performance. When the inductance increases, the ripple current decreases, which typically results in an increase in efficiency. However, with an increase in inductance, the transient performance decreases. Finally, the inductor selected must be rated for appropriate saturation current, core losses, and DCR.

注

Internal parameters for the converters are optimized for a 0.47-µH inductor; however, it is possible to use other inductor values as long as they are chosen carefully and thoroughly tested.

式 5 shows the calculation for the recommended inductance for the converter.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{sw} \times I_{OUT(MAX)} \times K_{IND}}$$
(5)

where

- V<sub>OUT</sub> is the typical output voltage.
- V<sub>IN</sub> is the typical input voltage.
- f<sub>SW</sub> is the typical switching frequency.
- I<sub>OUT(MAX)</sub> is the maximum load current.
- K<sub>IND</sub> is the ratio of I<sub>Lripple</sub> to the I<sub>OUT(MAX)</sub>. For this application, TI recommends that K<sub>IND</sub> is set to a value from 0.2 to 0.4.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

With the chosen inductance value and the peak current for the inductor in steady state operation,  $I_{L(MAX)}$  can be calculated using  $\not\equiv$  6. The rated saturation current of the inductor must be higher than the  $I_{L(MAX)}$  current.

$$I_{L(MAX)} = I_{OUT(MAX)} + \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times V_{IN} \times f_{sw} \times L}$$
(6)

Following these equations, 表 8-2 lists the preferred inductor selected for the converters.

#### 表 8-2. Recommended Inductors

MANUFACTURER	PART NUMBER	VALUE	SIZE	HEIGHT
Cyntec	PIFE32251B-R47MS	0.47 µH	3.2 mm × 2.5 mm	1.2 mm

#### 8.1.2.2.2 Selecting the Output Capacitors

TI recommends using ceramic capacitors with low-ESR values are recommended to provide the lowest output voltage ripple. The output capacitor requires either an X7R or an X5R rating. Y5V and Z5U capacitors, aside from the wide variation in capacitance overtemperature, become resistive at high frequencies.

At light load currents, the converter operates in PFM mode and the output voltage ripple is dependent on the output-capacitor value and the PFM peak inductor current. Higher output-capacitor values minimize the voltage ripple in PFM mode. To achieve specified regulation performance and low output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC-bias voltage.

For the output capacitors of the BUCK converters, TI recommends placing small ceramic capacitors between the inductor and load with many vias to the PGND plane. This solution typically provides the smallest and lowest-cost solution available for DCAP2 controllers.

To meet the transient specifications, the output capacitance must equal or exceed the minimum capacitance listed for BUCK3, BUCK4, and BUCK5 (assuming quality layout techniques are followed).

#### 8.1.2.2.3 Selecting the Input Capacitors

Due to the nature of the switching converter with a pulsating input current, a low-ESR input capacitor is required for best input-voltage filtering and for minimizing the interference with other circuits caused by high input-voltage spikes. For the PVINx pin, 2.5  $\mu$ F of input capacitance (after derating) is required for most applications. A ceramic capacitor is recommended to achieve the low-ESR requirement. However, the voltage rating and DC-bias characteristic of ceramic capacitors must be considered. For better input-voltage filtering, the input capacitor can be increased without any limit.

注

Use the correct value for the ceramic capacitor capacitance after derating to achieve the recommended input capacitance.

The preferred capacitor for the converters is one Samsung CL05A106MP5NUNC: 10  $\mu$ F, 0402, 10 V, ±20%, or similar capacitor.

### 8.1.2.3 LDO Design Procedure

The VTT LDO must handle the fast load transients from the DDR memory for termination. Therefore, TI recommends using ceramic capacitors to maintain a high amount of capacitance with low ESR on the VTT LDO outputs and inputs. The preferred output capacitors for the VTT LDO are the GRM188R60J226MEA0 from Murata (22  $\mu$ F, 0603, 6.3 V, ±20%, or similar capacitors). The preferred input capacitor for the VTT LDO is the CL05A106MP5NUNC from Samsung (10  $\mu$ F, 0402, 10 V, ±20%, or similar capacitor).

The remaining LDOs must have input and output capacitors chosen based on the values in セクション 6.9, *Electrical Characteristics: LDOs.* 


Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

75




### 8.1.3 Application Curves



Product Folder Links: TPS65094

### 8.2 Specific Application for TPS650944



Not applicable if LDOA1 is not configured to "Always On"

### 図 8-8. PMICEN and THERMTRIPB Connection Option for LDOA1 "Always On" Spins

For the TPS650944 device, if both the PVINSWA1 and PVINSWB1\_B2 pins are tied to 2.5 V, LDOA2 and LDOA3 will turn on if all VRs and load switches are enabled and have released their Power Good signals. To avoid LDOA2 and LDOA3 turning on unexpectedly, TI recommends using voltages other than 2.5 V on both SWA1 and SWB1\_2.

#### 8.3 Dos and Don'ts

- Connect the LDO5V output to the DRV5V\_x\_x inputs for situations where an external 5-V supply is not initially available or is not available the entire time PMIC is on. If the external 5-V supply is always present, then DRV5V\_x\_x can be directly connected to remove the V5ANA-to-LDO5P0 load switch R<sub>DSON</sub>.
- Ensure that none of the control pins are potentially floating.
- Include 0-Ω resistors on the DRVH and BOOT pins of controllers on prototype boards, which allows for slowing the controllers if the system is unable to handle the noise generated by the large switching or if switching voltage is too large due to layout.
- Do not connect the V5ANA power input to a different source other than PVINx. A mismatch here causes reference circuits to regulate incorrectly.
- Do not supply the V5ANA power input before the VSYS. Reference biasing of the internal FETs may turn on the HS FET and pass the input to the output until VSYS is biased.

#### **Power Supply Recommendations**

This device is designed to work with several different input voltages. The minimum voltage on the VSYS pin is 5.6 V for the device to start up; however, this is a low-power rail. The input to the FETs must be from 5.4 V to 21 V as long as the proper BOM choices are made. Input to the converters must be

5 V. For the device to output maximum power, the input power must be sufficient. For the controllers, VIN must be able to supply up to 5 A (typically), though less is acceptable with higher voltages or less usage. For the converters, PVINx must be able to supply 2 A (typically).

A best practice here is to determine power usage by the system and back-calculate the necessary power input based on expected efficiency values.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

77

### 8.4 Layout

#### 8.4.1 Layout Guidelines

For a detailed description regarding layout recommendations, refer to the *TPS65094x Design Guide* and to the *TPS65094x Schematic Checklist, Layout Checklist, and ILIM Calculator Tool*. For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator can have stability problems and EMI issues. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitors, output capacitors, and inductors must be placed as close as possible to the device. Use a common-ground node for power ground and use a different, isolated node for control ground to minimize the effects of ground noise. Connect these ground nodes close to the AGND pin by one or two vias. Use of the design guide is highly encouraged in addition to the following list of other basic requirements:

- Do not allow the AGND, PGNDSNSx, or FBGND2 to connect to the thermal pad on the top layer.
- To ensure proper sensing based on FET R<sub>DSON</sub>, PGNDSNSx must not connect to PGND until very close to the PGND pin of the FET.
- All inductors, input/output capacitors, and FETs for the converters and controller must be on the same board layer as the device.
- To achieve the best regulation performance, place feedback connection points near the output capacitors and minimize the control feedback loop as much as possible.
- · Bootstrap capacitors must be placed close to the device.
- The input and output capacitors of the internal reference regulators must be placed close to the device pins.
- Route DRVHx and SWx as a differential pair. Ensure that there is a PGND path routed in parallel with DRVLx, which provides optimal driver loops.

### 8.4.2 Layout Example




図 8-9. EVM Layout Example With All Components on the Top Layer

### 9 Device and Documentation Support

### 9.1 Device Support

### 9.1.1 Development Support

See the following for development support:

TPS65094x Schematic Checklist, Layout Checklist, and ILIM Calculator Tool

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- TPS65094x Design Guide
- TPS65094x Evaluation Module

### 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 9.5 Trademarks

D-CAP2<sup>™</sup> and D-CAP<sup>™</sup> are trademarks of TI.

ウルトラブック<sup>™</sup> and Intel<sup>™</sup> are trademarks of Intel Corporation.

NXP<sup>™</sup> is a trademark of NXP Semiconductors.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

(	Changes from Revision D (May 2019) to Revision E (October 2024)	Page
•	<ul><li>ドキュメント全体にわたって表、図、相互参照の採番方法を更新</li></ul>	1
•	<ul><li>実際の過去のリリースを反映するように改訂履歴の日付を更新</li></ul>	1
•	<ul><li>最初のページの内容を、最新の技術およびフォーマット標準に合わせて更新</li></ul>	1

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

79



_	Added note about Forced PWM Mode to Summary of TPS65094x OTP Differences table	3 
С	hanges from Revision C (February 2019) to Revision D (May 2019)	Page
•	Added "TPS650947" column to Summary of TPS65094x OTP Differences table	3 mary of
<u>.</u>	Added TPS650947 settings to セクション 7.6	48 
С	hanges from Revision B (February 2017) to Revision C (February 2019)	Page
•	Added "BUCK3-5 Mode" row and "TPS650945" column to Summary of TPS65094x OTP Differences Changed VSYS to PVIN in the efficiency graphs for BUCK3, BUCK4, and BUCK5 in the Typical Characteristics section	table3
•	Added to the description of the deassertion condition that causes an emergency shutdown in the E	ergency
•	Added TPS650945 settings to セクション 7.6	48 d
•	Changed second reference of TPS650940 to TPS650944 for the bit reset values in the LDOA2VID R Field Descriptions and LDOA3VID Register Field Descriptions tables	egister <mark>5</mark> 8
C	hanges from Revision A (June 2016) to Revision B (February 2017)	Page
•	記載されている電流がデバイスの制限でないことを示すよう「特長」を変更	1
•	Changed the values for LX3, LX4, LX5 from –1 V and 7 V to –2 V and 8 V in the <i>Absolute Maximum</i> table	8
_	Changed the reset value of the LDOA2 VID register (LDOA2VID) to OTP dependent	58 ———
С	hanges from Revision * (August 2015) to Revision A (June 2016)	Page
•	SWCS130B バージョンから SWCS133A バージョンとして完全なデータシートをリリース	1
	デバイスのステータスを「PROD_DATA」に変更	
•	V <sub>IN</sub> の推奨最小値を変更	
•	コンバータの説明を改善するよう「特長」を変更	
•	「特長」で、負荷スイッチの出力電流を最大 400mA に変更	
•	Changed PROCHOTB to PROCHOT throughout the document	
•	Deleted nominal value from PVINVTT in セクション 6.3, Recommended Operating Conditions	
•	Deleted (nu = symbol for efficiency)	
•	Changed BUCK1 DC output voltage step size to show full range and be consistent in セクション 6.7	
•	Changed typo to match correct default of 1 V for ΔV <sub>OUT TR</sub> in セクション 6.7	
•	Changed BUCK2 DC output voltage to show full range and be consistent in セクション 6.7	
•	Changed set condition for BUCK6 for V <sub>OUT</sub> range in セクション 6.7 to match BUCK1 and BUCK2	10
•	Updated formatting and added new OTP information for BUCK6 in セクション 6.7	
•	Updated formatting for BUCK3 DC output voltage in セクション 6.8	
•	Changed DC output voltage formatting for BUCK4 in セクション 6.8	
•	Changed maximum I <sub>OUT</sub> value for BUCK4 in セクション 6.8 to match device capabilities	14

Product Folder Links: TPS65094

Copyright © 2024 Texas Instruments Incorporated

80

English Data Sheet: SWCS133

•	Changed I <sub>OUT</sub> and ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub> for VTT LDO in セクション 6.9 for new OTPs	17
•	Changed test conditions for VTT LDO overcurrent protection in セクション 6.9	17
•	Changed セクション 6.10 to show SWB1_2 R <sub>DSON</sub> is specified per output	20
•	Changed f <sub>SW</sub> values in セクション 6.15 to provide more values	<mark>22</mark>
•	Changed current to 1.9 A to match SoC requirements in 表 7-1	2 <mark>5</mark>
•	Changed BUCK6, LDOA2, LDOA3 typical output voltage range to: OTP Dependent in 表 7-1	25
•	Changed table note to include additional DDR types in 表 7-1	25
•	Changed PMIC Functional Block Diagram to match specifications table	
•	Changed PROCHOTB to PROCHOT in the Apollo Lake Power Map	
•	Changed current ratings in Apollo Lake Power Map	
•	Deleted SWBx PG from PG of PCH_PWROK in Power Good Summary	
•	Deleted SWBx PG from PG of PCH_PWROK in Power Good Summary	28
•	Changed BUCK1–2 to all BUCKs and LDOAs in セクション 7.3.3.3	
•	Added 表 7-5 and 表 7-6 to セクション 7.3.4.2	34
•	Added more DDR values to the table note in 表 7-7	
•	Changed セクション 7.3.5 to include LDOA1 and reset information	35
•	Changed セクション 7.6 to include multiple DDRs	35
•	Changed ☑ 7-7 and ☑ 7-8 to include alternate SWB1_2 Timing	37
•	Changed SWB1_2 from: V3P3A to: V1P8U in 表 7-10	37
•	Changed VDDQ voltage to OTP Dependent and SWBx to SWB1_2 in 表 7-11	40
•	Updated ☑ 7-10 to include alternate SWB1_2 Timing	41
•	Changed セクション 7.3.5.5 to include alternate SWB1_2 Timing	42
•	Changed セクション 7.3.5.6 to include THERMTRIPB	43
•	Added the TPS65094x family OTP values to セクション 7.6	48
•	Replaced VID values with link to full VID table in 表 7-18 and 表 7-19	<mark>5</mark> 1
•	Updated naming of bits in the TEMPHOT register	6 <mark>8</mark>

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 28-Oct-2024

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS650940A0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650940A0 PG1.0	Samples
TPS650940A0RSKT	ACTIVE	VQFN	RSK	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650940A0 PG1.0	Samples
TPS650941A0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650941A0 PG1.0	Samples
TPS650941A0RSKT	ACTIVE	VQFN	RSK	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650941A0 PG1.0	Samples
TPS650942A0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650942A0 PG1.0	Samples
TPS650942A0RSKT	ACTIVE	VQFN	RSK	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650942A0 PG1.0	Samples
TPS650944A0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650944A0 PG1.0	Samples
TPS650944A0RSKT	ACTIVE	VQFN	RSK	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650944A0 PG1.0	Samples
TPS650945A0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650945A0 PG1.0	Samples
TPS650945A0RSKT	ACTIVE	VQFN	RSK	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650945A0 PG1.0	Samples
TPS650947A0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650947A0 PG1.0	Samples
TPS650947A0RSKT	ACTIVE	VQFN	RSK	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	T650947A0 PG1.0	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



### PACKAGE OPTION ADDENDUM

www.ti.com 28-Oct-2024

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 28-Oct-2024


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS650940A0RSKR	VQFN	RSK	64	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650940A0RSKT	VQFN	RSK	64	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650941A0RSKR	VQFN	RSK	64	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650941A0RSKT	VQFN	RSK	64	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650942A0RSKR	VQFN	RSK	64	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650942A0RSKT	VQFN	RSK	64	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650944A0RSKR	VQFN	RSK	64	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650944A0RSKT	VQFN	RSK	64	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650945A0RSKR	VQFN	RSK	64	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650945A0RSKT	VQFN	RSK	64	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650947A0RSKR	VQFN	RSK	64	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
TPS650947A0RSKT	VQFN	RSK	64	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2



www.ti.com 28-Oct-2024




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS650940A0RSKR	VQFN	RSK	64	2000	367.0	367.0	38.0
TPS650940A0RSKT	VQFN	RSK	64	250	210.0	185.0	35.0
TPS650941A0RSKR	VQFN	RSK	64	2000	367.0	367.0	38.0
TPS650941A0RSKT	VQFN	RSK	64	250	210.0	185.0	35.0
TPS650942A0RSKR	VQFN	RSK	64	2000	367.0	367.0	38.0
TPS650942A0RSKT	VQFN	RSK	64	250	210.0	185.0	35.0
TPS650944A0RSKR	VQFN	RSK	64	2000	367.0	367.0	38.0
TPS650944A0RSKT	VQFN	RSK	64	250	210.0	185.0	35.0
TPS650945A0RSKR	VQFN	RSK	64	2000	367.0	367.0	38.0
TPS650945A0RSKT	VQFN	RSK	64	250	210.0	185.0	35.0
TPS650947A0RSKR	VQFN	RSK	64	2000	367.0	367.0	38.0
TPS650947A0RSKT	VQFN	RSK	64	250	210.0	185.0	35.0

# RSK (S-PVQFN-N64)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.

- This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration.
  The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## RSK (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



# RSK (S-PVQFN-N64)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated