

# TPS736 コンデンサ不要、NMOS、400mA、低ドロップアウトレギュレータ、逆電流保護機能搭載

## 1 特長

- 出力コンデンサなし、または任意の値またはタイプのコンデンサで安定動作
- 入力電圧範囲: 1.7V~5.5V
- 非常に低いドロップアウト電圧: 75mV (標準値)
- オプションの出力コンデンサの有無にかかわらず非常に優れた負荷過渡応答
- NMOSトポロジにより、低い逆リーキ電流を実現
- 低ノイズ: 30 $\mu$ V<sub>RMS</sub> (標準値、10Hz~100kHz)
- 0.5% の初期精度
- ライン、負荷、温度の全範囲にわたって 1% の総合精度
- シャットダウン モードの最大  $I_Q$ : 1 $\mu$ A 未満
- サーマル シャットダウン、仕様規定された最小 / 最大電流制限保護
- 複数の出力電圧バージョンが利用可能:
  - 固定出力: 1.20V~5.0V
  - 1.20V ~ 5.5V の可変出力
  - カスタム出力品も提供

## 2 アプリケーション

- 携帯用、バッテリ駆動機器
- スイッチング電源のポストレギュレーション
- ノイズの影響を受けやすい回路 (VCO など)
- DSP、FPGA、ASIC、マイクロプロセッサのポイントオブロードレギュレーション

## 3 概要

TPS736 低ドロップアウト (LDO) リニア電圧レギュレータは新しいトポロジ (電圧フォロワ構成の NMOS パストランジスタ) を使用しています。このトポロジは、低 ESR の出力コンデンサで安定に動作し、コンデンサを使用しなくても動作できます。また、このデバイスは逆耐圧が高く (低電流)、グランド ピン電流が全出力電流値にわたってほぼ一定です。


TPS736 は、非常に低いドロップアウト電圧と小さいグランド ピン電流を実現すると同時に、先進の BiCMOS プロセスを使用することで高い精度を達成しています。ディセーブル時の消費電流は 1 $\mu$ A 未満であり、携帯型アプリケーション向けに設計されています。非常に小さい出力ノイズ (0.1 $\mu$ F の  $C_{NR}$  で 30 $\mu$ V<sub>RMS</sub>) は、VCO への電力供給向けに設計されています。このデバイスは、サーマル シャットダウンとフォールドバック電流制限によって保護されています。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ(2)
TPS736	DBV (SOT-23, 5)	2.9mm × 2.8 mm
	DCQ (SOT-223, 6)	6.5mm × 7.06 mm
	DRB (VSON, 8)	3mm × 3 mm

(1) 詳細については、「メカニカル、パッケージ、および注文情報」を参照してください。

(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション回路(固定電圧バージョン)



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

## Table of Contents

1 特長.....	1	7 Application and Implementation.....	19
2 アプリケーション.....	1	7.1 Application Information.....	19
3 概要.....	1	7.2 Typical Application.....	19
4 Pin Configuration and Functions.....	3	7.3 Power Supply Recommendations.....	24
5 Specifications.....	4	7.4 Layout.....	24
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support.....	28
5.2 ESD Ratings.....	4	8.1 Device Support.....	28
5.3 Recommended Operating Conditions.....	4	8.2 Documentation Support.....	28
5.4 Thermal Information.....	4	8.3 ドキュメントの更新通知を受け取る方法.....	28
5.5 Thermal Information.....	5	8.4 サポート・リソース.....	28
5.6 Electrical Characteristics.....	6	8.5 Trademarks.....	28
5.7 Typical Characteristics.....	7	8.6 静電気放電に関する注意事項.....	29
6 Detailed Description.....	16	8.7 用語集.....	29
6.1 Overview.....	16	9 Revision History.....	29
6.2 Functional Block Diagrams.....	16	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description.....	17	Information.....	29
6.4 Device Functional Modes.....	18		

## 4 Pin Configuration and Functions




図 4-1. DBV Package, 5-Pin SOT-23 (Top View)




図 4-2. DRB Package, 8-Pin VSON (Top View)




図 4-3. DCQ Package, 6-Pin SOT-223 (Top View)

表 4-1. Pin Functions

NAME	PIN			TYPE	DESCRIPTION		
	NO.						
	SOT-23	SOT-22 3	VSON				
EN	3	5	5	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See the <a href="#">Enable Pin and Shutdown</a> section for more details. EN can be connected to IN if not used.		
FB	4	4	3	I	Adjustable-voltage version only. This pin is the input to the control loop error amplifier, and sets the output voltage of the device.		
GND	2	3, 6	4, Pad	—	Ground.		
IN	1	1	8	I	Input supply.		
NR	4	4	3	—	Fixed-voltage versions only. Connecting an external capacitor to this noise reduction pin bypasses noise generated by the internal band gap, reducing output noise to very low levels.		
OUT	5	2	1	O	Output of the regulator. There are no output capacitor requirements for stability.		

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Voltage	Input, $V_{IN}$		-0.3	6	V
	Enable, $V_{EN}$		-0.3	6	
	Output, $V_{OUT}$		-0.3	5.5	
	$V_{NR}, V_{FB}$		-0.3	6	
Current	Maximum output, $I_{OUT}$		Internally limited		
Output short-circuit duration			Indefinite		
Continuous total power dissipation	$P_{DISS}$		See Thermal Information		
Temperature	Operating junction, $T_J$		-55	150	°C
	Storage, $T_{stg}$		-65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input supply voltage	1.7		5.5	V
$I_{OUT}$	Output current	0		400	mA
$T_J$	Operating junction temperature	-40		125	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS736 M3 new silicon		UNIT
		DRB (VSON)	DCQ (SOT-223)	
		8 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.7	76	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	68.9	46.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.6	18.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.4	8.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	20.6	17.6	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	3.5	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

## 5.5 Thermal Information

THERMAL METRIC <sup>(1) (2)</sup>		TPS736 Legacy silicon <sup>(3)</sup>			UNIT
		DRB (VSON)	DCQ (SOT-223)	DBV (SOT-23)	
		8 PINS	6 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(4)</sup>	52.8	118.7	221.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance <sup>(5)</sup>	60.4	64.9	74.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance <sup>(6)</sup>	28.4	65.0	51.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(7)</sup>	2.1	14.0	2.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(8)</sup>	28.6	63.8	51.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance <sup>(9)</sup>	12.0	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).
- (3) Thermal data for the DRB, DCQ, and DBV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.
  - ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.
  - iii. DBV: There is no exposed pad with the DBV package.
- (b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
- ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
- iii. DBV: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
- (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To understand the effects of the copper area on thermal performance, see the Power Dissipation section of this data sheet.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, Ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter, Ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## 5.6 Electrical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{\text{IN}} = V_{\text{OUT}(\text{nom})} + 0.5\text{V}$  <sup>(1)</sup>,  $I_{\text{OUT}} = 10\text{mA}$ ,  $V_{\text{EN}} = 1.7\text{V}$ , and  $C_{\text{OUT}} = 0.1\mu\text{F}$ , unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{\text{IN}}$	Input voltage range <sup>(1) (2)</sup>			1.7	5.5		V
$V_{\text{FB}}$	Internal reference (TPS73601)	$T_J = 25^{\circ}\text{C}$		1.198	1.204	1.210	V
$V_{\text{OUT}}$	Output voltage range (TPS73601) <sup>(3)</sup>			$V_{\text{FB}}$	5.5 - $V_{\text{DO}}$		V
	Accuracy <sup>(1) (4)</sup>	Nominal	$T_J = 25^{\circ}\text{C}$	-0.5	0.5		%
$\Delta V_{\text{OUT}(\Delta \text{VIN})}$		over $V_{\text{IN}}$ , $I_{\text{OUT}}$ , and T	$V_{\text{OUT}} + 0.5\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$ ; $10\text{mA} \leq I_{\text{OUT}} \leq 400\text{mA}$	-1	$\pm 0.5$	1	
$\Delta V_{\text{OUT}(\Delta I_{\text{OUT}})}$	Line regulation <sup>(1)</sup>	$V_{\text{OUT}(\text{NOM})} + 0.5\text{V} \leq V_{\text{IN}} \leq 5.5\text{V}$		0.01			%/V
$\Delta V_{\text{OUT}(\Delta I_{\text{OUT}})}$	Load regulation	$1\text{mA} \leq I_{\text{OUT}} \leq 400\text{mA}$		0.002			%/mA
		$10\text{mA} \leq I_{\text{OUT}} \leq 400\text{mA}$		0.0005			
$V_{\text{DO}}$	Dropout voltage <sup>(5)</sup> ( $V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} - 0.1\text{V}$ )	$I_{\text{OUT}} = 400\text{mA}$		75	200		mV
$Z_{\text{O}(\text{do})}$	Output impedance in dropout	$1.7\text{V} \leq V_{\text{IN}} \leq V_{\text{OUT}} + V_{\text{DO}}$		0.25			$\Omega$
$I_{\text{CL}}$	Output current limit	$V_{\text{OUT}} = 0.9 \times V_{\text{OUT}(\text{nom})}$	legacy silicon	400	650	800	mA
		$3.6\text{V} \leq V_{\text{IN}} \leq 4.2\text{V}$ , $0^{\circ}\text{C} \leq T_J \leq 70^{\circ}\text{C}$		500	800		
		$V_{\text{OUT}} = 0.9 \times V_{\text{OUT}(\text{nom})}$	new silicon, M3 suffix	500	800		
$I_{\text{SC}}$	Short-circuit current	$V_{\text{OUT}} = 0\text{V}$		450			mA
$I_{\text{REV}}$	Reverse leakage current <sup>(6)</sup> (- $I_{\text{IN}}$ )	$V_{\text{EN}} \leq 0.5\text{V}$ , $0\text{V} \leq V_{\text{IN}} \leq V_{\text{OUT}}$		0.1	10		$\mu\text{A}$
$I_{\text{GND}}$	Ground pin current	$I_{\text{OUT}} = 10\text{mA}$ ( $I_Q$ )		400	550		$\mu\text{A}$
$I_{\text{GND}}$	Ground pin current	$I_{\text{OUT}} = 400\text{mA}$		800	1000		$\mu\text{A}$
$I_{\text{SHDN}}$	Shutdown current ( $I_{\text{GND}}$ )	$V_{\text{EN}} \leq 0.5\text{V}$ , $V_{\text{OUT}} \leq V_{\text{IN}} \leq 5.5\text{V}$ , $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ , legacy silicon		0.02	1		$\mu\text{A}$
		$V_{\text{EN}} \leq 0.5\text{V}$ , $V_{\text{OUT}} \leq V_{\text{IN}} \leq 5.5\text{V}$ , new silicon, M3 suffix		0.02	1		
$I_{\text{FB}}$	Feedback pin current (TPS73601)			0.1	0.3		$\mu\text{A}$
PSRR	Power-supply rejection ratio (ripple rejection)	$f = 100\text{Hz}$ , $I_{\text{OUT}} = 400\text{mA}$		58			dB
		$f = 10\text{kHz}$ , $I_{\text{OUT}} = 400\text{mA}$		37			
$V_N$	Output noise voltage, BW = 10Hz to 100kHz	$C_{\text{OUT}} = 10\mu\text{F}$ , no $C_{\text{NR}}$		$27 \times V_{\text{OUT}}$			$\mu\text{V}_{\text{RMS}}$
		$C_{\text{OUT}} = 10\mu\text{F}$ , $C_{\text{NR}} = 0.01\mu\text{F}$		$8.5 \times V_{\text{OUT}}$			
$t_{\text{STR}}$	Startup time	$V_{\text{OUT}} = 3\text{V}$ , $R_L = 30\Omega$ , $C_{\text{OUT}} = 1\mu\text{F}$ , $C_{\text{NR}} = 0.01\mu\text{F}$		600			$\mu\text{s}$
$V_{\text{EN}(\text{high})}$	EN pin high (enabled)			1.7		$V_{\text{IN}}$	V
$V_{\text{EN}(\text{low})}$	EN pin low (shutdown)			0	0.5		V
$I_{\text{EN}(\text{high})}$	Enable pin current (enabled)	$V_{\text{EN}} = 5.5\text{V}$		0.02	0.1		$\mu\text{A}$
$T_{\text{SD}}$	Thermal shutdown temperature	Shutdown, temperature increasing		160			$^{\circ}\text{C}$
		Reset, temperature decreasing		140			
$T_J$	Operating junction temperature			-40	125		$^{\circ}\text{C}$

(1) Minimum  $V_{\text{IN}} = V_{\text{OUT}} + V_{\text{DO}}$  or  $1.7\text{V}$ , whichever is greater.

(2) For  $V_{\text{OUT}(\text{nom})} < 1.6\text{V}$ , when  $V_{\text{IN}} \leq 1.6\text{V}$ , the output locks to  $V_{\text{IN}}$  and may result in a damaging over-voltage condition on the output. To avoid this situation, disable the device before powering down  $V_{\text{IN}}$ . (Legacy silicon only)

(3) TPS73601 is tested at  $V_{\text{OUT}} = 2.5\text{V}$ .


(4) Tolerance of external resistors not included in this specification.

(5)  $V_{\text{DO}}$  is not measured for output versions with  $V_{\text{OUT}(\text{nom})} < 1.8\text{V}$ , because minimum  $V_{\text{IN}} = 1.7\text{V}$ .

(6) Fixed-voltage versions only; refer to *Application Information* section for more information.

## 5.7 Typical Characteristics

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.



## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.




图 5-7. Dropout Voltage vs Temperature




图 5-8. Dropout Voltage vs Temperature




图 5-9. Output Voltage Accuracy Histogram




图 5-10. Output Voltage Drift Histogram




图 5-11. Ground Pin Current vs Output Current





图 5-12. Ground Pin Current vs Output Current

## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.



## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.




图 5-19. Current Limit vs  $V_{IN}$




图 5-20. Current Limit vs  $V_{IN}$




图 5-21. Current Limit vs Temperature




图 5-22. Current Limit vs Temperature




图 5-23. PSRR (Ripple Rejection) vs Frequency




图 5-24. PSRR (Ripple Rejection) vs Frequency

## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.




図 5-25. PSRR (Ripple Rejection) vs  $V_{IN} - V_{OUT}$




図 5-26. PSRR (Ripple Rejection) vs  $V_{IN} - V_{OUT}$




図 5-27. Noise Spectral Density  $C_{NR} = 0 \mu\text{F}$




図 5-28. Noise Spectral Density  $C_{NR} = 0 \mu\text{F}$




図 5-29. Noise Spectral Density  $C_{NR} = 0.01 \mu\text{F}$





図 5-30. Noise Spectral Density  $C_{NR} = 0.01 \mu\text{F}$

## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.



## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.




図 5-37. TPS73633 Line Transient Response




図 5-38. TPS73633 Line Transient Response




図 5-39. TPS73633 Turn-On Response




図 5-40. TPS73633 Turn-On Response




図 5-41. TPS73633 Turn-Off Response




図 5-42. TPS73633 Turn-Off Response

## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{nom})} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.




图 5-43. TPS73633 Power-Up, Power-Down




图 5-44. TPS73633 Power-Up, Power-Down




图 5-45.  $I_{ENABLE}$  vs Temperature




图 5-46.  $I_{ENABLE}$  vs Temperature




图 5-47. TPS73601 RMS Noise Voltage vs  $C_{FB}$




图 5-48. TPS73601 RMS Noise Voltage vs  $C_{FB}$

## 5.7 Typical Characteristics (continued)

For all voltage versions, at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 1.7 \text{ V}$ , and  $C_{OUT} = 0.1 \mu\text{F}$ , unless otherwise noted.




图 5-49. TPS73601 I<sub>FB</sub> vs Temperature




图 5-50. TPS73601 I<sub>FB</sub> vs Temperature




图 5-51. TPS73601 Load Transient, Adjustable Version




图 5-52. TPS73601 Load Transient, Adjustable Version




图 5-53. TPS73601 Line Transient, Adjustable Version




图 5-54. TPS73601 Line Transient, Adjustable Version


## 6 Detailed Description

### 6.1 Overview


The TPS736 low-dropout linear regulator operates down to an input voltage of 1.7 V and supports output voltages down to 1.2 V while sourcing up to 400 mA of load current. This linear regulator uses an NMOS pass transistor with an integrated 4-MHz charge pump to provide a dropout voltage of less than 200 mV at full load current. This unique architecture also permits stable regulation over a wide range of output capacitors. In fact, the TPS736 device does not require any output capacitor for stability. The increased insensitivity to the output capacitor value and type makes this linear regulator an ideal choice when powering a load where the effective capacitance is unknown.

The TPS736 also features a noise reduction (NR) pin that allows for additional reduction of the output noise. With a noise reduction capacitor of 0.01  $\mu\text{F}$  connected from the NR pin to GND, the TPS736 output noise can be as low as 12.75  $\mu\text{V}_{\text{RMS}}$ . The low noise output featured by the TPS736 makes the device well-suited for powering VCOs or any other noise sensitive load.

### 6.2 Functional Block Diagrams



**图 6-1. Fixed-Voltage Version**



**Standard 1%  
Resistor Values for  
Common Output Voltages**

$V_O$	$R_1$	$R_2$
1.2V	Short	Open
1.5V	23.2kΩ	95.3kΩ
1.8V	28.0kΩ	56.2kΩ
2.5V	39.2kΩ	36.5kΩ
2.8V	44.2kΩ	33.2kΩ
3.0V	46.4kΩ	30.9kΩ
3.3V	52.3kΩ	30.1kΩ

NOTE:  $V_{OUT} = (R_1 + R_2)/R_2 \times 1.204$ ;  $R_1||R_2 \geq 19\text{k}\Omega$  for best accuracy.

**図 6-2. Adjustable-Voltage Version**

## 6.3 Feature Description

### 6.3.1 Output Noise

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}$ . This reference is the dominant noise source within the TPS736 and generates approximately  $32 \mu\text{V}_{RMS}$  (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_N = 32\mu\text{V}_{RMS} \times \frac{(R_1 + R_2)}{R_2} = 32\mu\text{V}_{RMS} \times \frac{V_{OUT}}{V_{REF}} \quad (1)$$

Since the value of  $V_{REF}$  is 1.2 V, this relationship reduces to:

$$V_N(\mu\text{V}_{RMS}) = 27 \left( \frac{\mu\text{V}_{RMS}}{V} \right) \times V_{OUT}(\text{V}) \quad (2)$$

for the case of no  $C_{NR}$ .

An internal 27-kΩ resistor in series with the noise-reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise-reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10 \text{ nF}$ , the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of approximately 3.2, giving the approximate relationship:

$$V_N(\mu\text{V}_{RMS}) = 8.5 \left( \frac{\mu\text{V}_{RMS}}{V} \right) \times V_{OUT}(\text{V}) \quad (3)$$

for  $C_{NR} = 10 \text{ nF}$ .

This noise reduction effect is shown as *RMS Noise Voltage vs  $C_{NR}$*  in the [Typical Characteristics](#) section.

The TPS73601 adjustable version does not have the NR pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the feedback pin (FB) reduces output noise and improves load transient performance.

The TPS736 uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass transistor above  $V_{OUT}$ . The charge pump generates approximately 250  $\mu$ V of switching noise at approximately 4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{OUT}$  and  $C_{OUT}$ .

### 6.3.2 Internal Current Limit

The TPS736 internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5 V. See [图 5-17](#) in the *Typical Characteristics* section.

Note from [图 5-17](#) that approximately  $-0.2$  V of  $V_{OUT}$  results in a current limit of 0 mA. Therefore, if OUT is forced below  $-0.2$  V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS736 should be enabled first.

### 6.3.3 Enable Pin and Shutdown

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels.  $V_{EN}$  below 0.5 V (max) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OUT}$  (see [图 5-35](#)).

When shutdown capability is not required, EN can be connected to  $V_{IN}$ . However, the pass transistor may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

### 6.3.4 Reverse Current

The NMOS pass transistor of the TPS736 provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass transistor is pulled low. To ensure that all charge is removed from the gate of the pass transistor, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass transistor may be left on due to stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There is additional current flowing into the OUT pin due to the 80-k $\Omega$  internal resistor divider to ground (see [图 6-1](#) and [图 6-2](#)).

For the TPS73601, reverse current may flow when  $V_{FB}$  is more than 1.0 V above  $V_{IN}$ .

## 6.4 Device Functional Modes

### 6.4.1 Normal Operation with $1.7 \text{ V} \leq V_{IN} \leq 5.5 \text{ V}$ and $V_{EN} \geq 1.7 \text{ V}$

The TPS736 requires an input voltage of at least 1.7 V to function properly and attempt to maintain regulation. If the device output voltage is greater than 1.5 V when the input voltage is at 1.7 V, the device is operating in dropout and regulation cannot be maintained. Because of the NMOS architecture used in the TPS736, the dropout voltage is not a strong function of the input voltage.

When operating the device near 5.5 V, take care to suppress any transient spikes that may exceed the 6.0-V absolute maximum voltage rating. The device should never operate at a dc voltage greater than 5.5 V.

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

The TPS736 is an LDO regulator that uses an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS736 ideal for portable applications. This regulator offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

### 7.2 Typical Application

図 7-1 shows the basic circuit connections for the fixed voltage models. 図 7-2 gives the connections for the adjustable output version (TPS73601).




図 7-1. Typical Application Circuit for Fixed-Voltage Versions




図 7-2. Typical Application Circuit for Adjustable-Voltage Version

### 7.2.1 Design Requirements

For this design example, use the parameters listed below as the input parameters.

**表 7-1. Design Parameters (Fixed-Voltage Version)**

PARAMETER	DESIGN REQUIREMENT
Input voltage	5 V, $\pm 3\%$
Output voltage	3.3 V, $\pm 1\%$
Output current	400 mA (maximum), 20 mA (minimum)
RMS noise, 10 Hz to 100 kHz	< 30 $\mu\text{V}_{\text{RMS}}$
Ambient temperature	55°C (maximum)

**表 7-2. Design Parameters (Adjustable-Voltage Version)**

PARAMETER	DESIGN REQUIREMENT
Input voltage	5 V, $\pm 3\%$ , provided by the dc/dc converter switching at 1 MHz
Output voltage	2.5 V, $\pm 1\%$
Output current	0.4 A (maximum), 10 mA (minimum)
RMS noise, 10 Hz to 100 kHz	< 35 $\mu\text{V}_{\text{RMS}}$
Ambient temperature	55°C (maximum)

### 7.2.2 Detailed Design Procedure

The first step when designing with a linear regulator is to examine the maximum load current along with the input and output voltage requirements to determine if the device thermal and dropout voltage requirements can be met. At 0.4 A, the dropout voltage of the TPS73633 is a maximum of 200 mV over temperature; thus, the dropout headroom is sufficient for operation over both input and output voltage accuracy.

The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass transistor from the input to the output times the maximum load current. In this example, the maximum voltage drop across in the pass transistor is 5 V + 3% (5.15 V) minus 3.3 V – 1% (3.267 V) or 1.883 V. The power dissipated in the pass transistor is calculated by taking this voltage drop multiplied by the maximum load current. For this example, the maximum power dissipated in the linear regulator is 942 mW. Once the power dissipated in the linear regulator is known, the corresponding junction temperature rise can be calculated. To calculate the junction temperature rise above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information see the [Thermal Protection](#) section. For this example, using the DRB package, the maximum junction temperature rise is calculated to be 45°C. The maximum junction temperature rise is calculated by adding junction temperature rise to the maximum ambient temperature. In this example, the maximum junction temperature is 100°C. Keep in mind the maximum junction temperature must be below 125°C for reliable operation. Addition ground planes, added thermal vias, and air flow all help to lower the maximum junction temperature. Using the DCQ or DBV packages are not recommended for this application due to the excessive junction temperature rise that would be incurred.

To get the noise level below 30  $\mu\text{V}_{\text{RMS}}$ , a noise reduction capacitance ( $C_{\text{NR}}$ ) of 10 nF is selected along with an output capacitance of 10  $\mu\text{F}$ . Referencing the [Output Noise](#) section, the RMS noise can be calculated to be 28  $\mu\text{V}_{\text{RMS}}$ .

Use of an input capacitor is optional. However, in systems where the input supply is located several inches away from the LDO, a small 0.1- $\mu\text{F}$  input capacitor is recommended to negate the adverse effects that input supply inductance has on stability and ac performance.

In the same way as with designing with a fixed output voltage, the first step is to examine the maximum load current along with the input and output voltage requirements to determine if the device thermal and dropout voltage requirements are met. At 0.4 A, the maximum dropout voltage is 200 mV. Since the input voltage is 5 V and the output voltage is 2.5 V, there is more than sufficient voltage headroom to avoid dropout and maintain good PSRR.

The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass transistor from the input to the output times the maximum load current. In this example, the maximum voltage drop across in the pass transistor is 5 V + 3% (5.15 V) minus 2.5 V – 1% (2.475 V) or 2.675 V. The power dissipated in the pass transistor is calculated by taking this voltage drop multiplied by the maximum load current. For this example, the maximum power dissipated in the linear regulator is 1.07 W. Once the power dissipated in the linear regulator is known, the corresponding junction temperature rise can be calculated. To calculate the junction temperature rise above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information, see the *Thermal Information* table. For this example, using the DRB package, the maximum junction temperature rise is calculated to be 51°C. The maximum junction temperature rise is calculated by adding junction temperature rise to the maximum ambient temperature. In this example, the maximum junction temperature is 106°C. Keep in mind the maximum junction temperature must be below 125°C for reliable operation. Addition ground planes, added thermal vias, and air flow all help to lower the maximum junction temperature. Using the DCQ or DBV packages are not recommended for this application due to the excessive junction temperature rise that would be incurred.

$R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in [图 7-2](#). Sample resistor values for common output voltages are shown in [图 6-2](#).

For best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately equal to 19 kΩ. This 19 kΩ, in addition to the internal 8-kΩ resistor, presents the same impedance to the error amp as the 27-kΩ bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.

Using the values in [图 6-2](#) for a 2.5-V output results in a value of 39.2 kΩ for  $R_1$  and 36.5 kΩ for  $R_2$ .

To get the noise level below 35 μV<sub>RMS</sub>, a noise reduction capacitance ( $C_{FF}$ ) of 10 nF is selected. [图 5-47](#) should be used as a reference when selecting optimal value for  $C_{FF}$ .

A 10-μF, low equivalent series resistance (ESR) ceramic X5R capacitor was used on the output of this design to minimize the output voltage droop during a low transient. Use of an input capacitor is optional. However, in systems where the input supply is located several inches away from the LDO, a small 0.1-μF input capacitor is recommended to negate the adverse effects that input supply inductance has on stability and ac performance. See the *Input and Output Capacitor Requirements* section for additional information about input and output capacitor selection.

#### 7.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-μF to 1-μF, low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS736 does not require an output capacitor for stability and has maximum phase margin with no capacitor. The device is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below 50 nQF. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance meets this requirement.

### 7.2.2.2 Dropout Voltage

The TPS736 uses an NMOS pass transistor to achieve extremely low dropout. When ( $V_{IN} - V_{OUT}$ ) is less than the dropout voltage ( $V_{DO}$ ), the NMOS pass transistor is in the linear region of operation and the input-to-output resistance is the  $R_{DS(on)}$  of the NMOS pass transistor.

For large step changes in load current, the TPS736 requires a larger voltage drop from  $V_{IN}$  to  $V_{OUT}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{IN} - V_{OUT}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{IN}$  to  $V_{OUT}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with ( $V_{IN} - V_{OUT}$ ) close to dc dropout levels], the TPS736 can take a couple of hundred microseconds to return to the specified regulation accuracy.

### 7.2.2.3 Transient Response

The low open-loop output impedance provided by the NMOS pass transient in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1  $\mu$ F) from the OUT pin to ground reduces undershoot magnitude but increases the duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the OUT pin to the FB pin also improves the transient response.

The TPS736 does not have active pull-down when the output is over-voltage. This feature allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This feature also results in an output overshoot of several percent if load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{OUT}$  and the internal/external load resistance. The rate of decay is given by:

Fixed voltage version

$$\frac{dV}{dt} = \frac{V_{OUT}}{C_{OUT} \times 80 \text{ k}\Omega \parallel R_{LOAD}} \quad (4)$$

Adjustable voltage version

$$\frac{dV}{dt} = \frac{V_{OUT}}{C_{OUT} \times 80 \text{ k}\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}} \quad (5)$$

### 7.2.3 Application Curves




图 7-3. TPS73633 Turn-On Response




图 7-4. TPS73633 Turn-On Response




图 7-5. TPS73633 Load Transient Response




图 7-6. TPS73633 Load Transient Response




图 7-7. TPS73601 RMS Noise Voltage vs C<sub>FB</sub>





图 7-8. TPS73601 RMS Noise Voltage vs C<sub>FB</sub>

### 7.2.3 Application Curves (continued)



## 7.3 Power Supply Recommendations

This device is designed to operate with an input supply range of 1.7V to 5.5V. If the input supply is noisy, additional input capacitors with low ESR help improve output noise performance.

## 7.4 Layout

### 7.4.1 Layout Guidelines

To improve ac performance such as PSRR, output noise, and transient response, design the board with ground plane connections for  $V_{IN}$  and  $V_{OUT}$  capacitors, and the ground plane connected at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### 7.4.1.1 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the [Thermal Information](#) table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass transistor ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (6)$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

#### 7.4.1.2 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.


Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS736 has been designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS736 into thermal shutdown degrades device reliability.

#### 7.4.1.3 Package Mounting

Solder pad footprint recommendations for the TPS736 are presented in the [Solder Pad Recommendations for Surface-Mount Devices application note](#), available from the Texas Instruments web site at [www.ti.com](http://www.ti.com).

#### 7.4.2 Layout Examples



**图 7-11. Fixed Output Voltage Option Layout (DRB Package)**




図 7-12. Adjustable Output Voltage Option Layout (DRB Package)




図 7-13. Layout Example for the DBV Package Adjustable Version




図 7-14. Layout Example for the DBV Package Fixed Version




図 7-15. Layout Example for the DCQ Package Adjustable Version




図 7-16. Layout Example for the DCQ Package Fixed Version

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Support

##### 8.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS736. The [TPS73601DRBEVM-518 evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

##### 8.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS736 is available through the product folders under *Simulation Models*.

##### 8.1.2 Device Nomenclature

**表 8-1. Device Nomenclature**

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
TPS736xxyyy z(M3)	<p><b>xx</b> is the nominal output voltage (for example, 25 = 2.5 V; 01 = Adjustable).  <b>yyy</b> is the package designator.  <b>z</b> is the package quantity.</p> <p><b>M3</b> is a suffix designator for devices that only use the latest manufacturing flow (CSO: RFB). Devices without this suffix ship with the <i>legacy silicon</i> (CSO: DLN) or the <i>new silicon</i> (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the document.</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Regulating V<sub>OUT</sub> Below 1.2 V Using an External Reference application note](#)
- Texas Instruments, [TPS73x01DRBEVM-518 user's guide](#)

### 8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことをお奨めします。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 8.7 用語集

### テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision U (January 2015) to Revision V (September 2024)</b>	<b>Page</b>
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• ドキュメントに M3 デバイスを追加し、M3 の新しいシリコンの熱に関する情報の表を追加 .....	1
• Changed max output current.....	4
• Changed $V_{FB}$ typical value.....	6
• Added M3 new silicon current limit.....	6
• Added new silicon plots to <i>Typical Characteristics</i> section.....	7
• Changed <i>Output current</i> value from 500 mA to 400 mA in <i>Design Parameters (Fixed-Voltage Version)</i> table.....	20
• Changed <i>Detailed Design Procedure</i> section: Changed dropout voltage value from 0.5 A to 0.4 A, changed maximum dropout voltage from an estimation to 200 mV .....	20
• Added new silicon plots to <i>Application Curves</i> section.....	23
• Added <i>Layout Example for the DBV Package Adjustable Version</i> through <i>Layout Example for the DCQ Package Fixed Version</i> figures to <i>Layout Examples</i> section.....	25
• Added M3 information to <i>Device Nomenclature</i> section.....	28

<b>Changes from Revision T (August 2010) to Revision U (January 2015)</b>	<b>Page</b>
• ESD 定格の表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 .....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](http://ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいづれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73601DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DCQ	OBsolete	SOT-223	DCQ	6	TBD		Call TI	Call TI	-40 to 125	PS73601	
TPS73601DCQG4	OBsolete	SOT-223	DCQ	6	TBD		Call TI	Call TI	-40 to 125	PS73601	
TPS73601DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73601	Samples
TPS73601DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS73601DRBRG4	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS73601DRBRM3	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJFQ	Samples
TPS73601DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS73601DRBTG4	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PJFQ	Samples
TPS736125DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T49	Samples
TPS73615DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T44	Samples
TPS73615DBVT	OBsolete	SOT-23	DBV	5	TBD		Call TI	Call TI	-40 to 125	T44	
TPS73615DCQ	OBsolete	SOT-223	DCQ	6	TBD		Call TI	Call TI	-40 to 125	PS73615	
TPS73615DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73615	Samples
TPS73615DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73615	Samples
TPS73615DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T44	Samples
TPS73616DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OCQ	Samples
TPS73616DBVT	OBsolete	SOT-23	DBV	5	TBD		Call TI	Call TI	-40 to 125	OCQ	
TPS73618DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73618DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples
TPS73618DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T43	Samples
TPS73618DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73618	Samples
TPS73619DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BYY	Samples
TPS73619DRBT	OBsolete	SON	DRB	8		TBD	Call TI	Call TI	-40 to 125	BYY	
TPS73625DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T42	Samples
TPS73625DCQ	OBsolete	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125	PS73625	
TPS73625DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	PS73625	Samples
TPS73630DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T45	Samples
TPS73630DBVT	OBsolete	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	T45	
TPS73630DCQ	OBsolete	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125	PS73630	
TPS73630DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73630	Samples
TPS73632DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T53	Samples
TPS73633DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DCQ	OBsolete	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125	PS73633	
TPS73633DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS73633	Samples
TPS73633DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T46	Samples
TPS73633DRBRM3	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T46	Samples
TPS73633DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T46	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73633DRBTG4	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T46	Samples
TPS73643DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T54	Samples
TPS73643DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T54	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS736 :**


- Automotive : [TPS736-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73601DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73601DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS73601DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS736125DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73615DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS73615DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73615DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73615DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73616DBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73618DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73618DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73618DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73619DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS73625DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73625DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73625DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73625DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73630DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73630DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73632DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73633DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73633DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS73633DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73633DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73643DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73601DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73601DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73601DCQR	SOT-223	DCQ	6	2500	356.0	356.0	36.0
TPS73601DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73601DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS736125DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73615DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73615DCQR	SOT-223	DCQ	6	2500	356.0	356.0	36.0
TPS73615DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS73615DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73616DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS73618DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73618DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73618DCQR	SOT-223	DCQ	6	2500	356.0	356.0	36.0
TPS73619DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS73625DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73625DBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TPS73625DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73625DCQR	SOT-223	DCQ	6	2500	356.0	356.0	36.0
TPS73630DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73630DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73632DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73633DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS73633DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS73633DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73633DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73643DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0


## **PACKAGE OUTLINE**

**DBV0005A**



## **SOT-23 - 1.45 mm max height**

## SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.
  4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
  5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


## **PACKAGE OUTLINE**

**DCQ0006A**



## SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



4214845/C 11/2021

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

# EXAMPLE BOARD LAYOUT


DCQ0006A

SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4214845/C 11/2021

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DCQ0006A

SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4214845/C 11/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

**DRB 8**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203482/L




**DRB0008B**



# PACKAGE OUTLINE

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218876/A 12/2017

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

DRB0008B


VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE

SCALE:20X



SOLDER MASK DETAILS

4218876/A 12/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD  
81% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218876/A 12/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


**DRB0008A**



# PACKAGE OUTLINE

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218875/A 01/2018

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**DRB0008A**

## VSON - 1 mm max height

## PLASTIC SMALL OUTLINE - NO LEAD



## SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
84% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218875/A 01/2018

## NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#)やかかるTI製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用されるTIの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated