TPS7A6201-Q1 静止電流25µA、300mA、40V、低ドロップアウト・レギュレータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定取得済み
  - 温度グレード 1: -40°C～125°C、T_A
  - 接合部温度:–40℃～150℃、T_J
- 低いドロップアウト電圧
  - I_{OUT} = 150mAで300mV
- 7V～40V の広い入力電圧範囲、最大 45V の過渡電圧に対応
- 最大出力電流：300mA
- 超低静止電流
  - 軽負荷時に $I_{QUIESCENT}$ = 25µA (標準値)
  - EN = LOW のとき I_{SLEEP} < 2µA
- 出力電圧は 2.5V～7V の範囲で可変
- 低 ESR のセラミック出力安定コンデンサ
- フォルト保護機能を搭載
  - 短絡保護と過電流保護
  - サーマル・シャットダウン
- 低入力電圧トラッキング
- 熱的に強化された Power パッケージ
  - 5ピンTO-263 (KTT、D2PAK)

2 アプリケーション

- 車載用ヘッド・ユニット
- バッテリ管理システム (BMS)
- ハイブリッド・インストルメント・クラスタ

3 概要

TPS7A6201-Q1 は低ドロップアウト・リニア電圧レギュレータで、消費電力が低く、軽負荷アプリケーションで静止電流が 25µA 未満に設計されています。このデバイスには過電流保護機能が搭載されており、低ESRのセラミック出力コンデンサでも安定して動作するよう設計されています。出力電圧は外付け抵抗を使用してプログラムできます。低電圧トラッキング機能により、小型の入力コンデンサを使用でき、コールド・クランク状況では多くの場合に昇圧コンバータが不要になります。これらの機能により、このデバイスは各種の車載アプリケーション用の電源に最適です。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
TPS7A6201-Q1	TO-263 (5)	10.16mm×8.42mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

レギュレータの標準的な安定性



アプリケーション回路図



目次

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision D (May 2018) から **Revision E** に変更 **Page**

- AEC-Q100 の「*特長*」項目を新標準に合わせて 変更 ... 1
- ドキュメント全体で入力電圧範囲を 11V から 7V に 変更 ... 1
- 「*アプリケーション*」セクションを 変更 ... 1
- Added footnote to V_{IN} row in *Recommended Operating Conditions* table ... 5
- Added footnote to V_{IN} row in *Electrical Characteristics* table ... 5
- Deleted *Dissipation Ratings* table ... 6

Revision C (July 2016) から **Revision D** に変更 **Page**

- 4 番目の「*特長*」項目で 4V を 11V に 変更 ... 1
- *出力電圧の特長*項目で *プログラム可能を可変*に 変更 ... 1
- Changed V_{IN}, V_{EN} parameter row in *Recommended Operating Conditions* table: separated V_{IN} and V_{EN} into different rows, changed V_{IN} minimum specification from 4 V to 11 V ... 5
- Changed V_{IN} parameter minimum specification from 4 V to 11 V in *Electrical Characteristics* table ... 5
- Changed 4 V to 11 V in *Input voltage range* row of *Design Parameters* table ... 15
- Changed 4 V to 11 V in first sentence of *Power Supply Recommendations* section ... 16

Revision B (March 2012) から **Revision C** に変更 **Page**

- 「*ESD 定格*」表、「*機能説明*」セクション、「*デバイスの機能モード*」セクション、「*アプリケーションと実装*」セクション、「*電源に関する推奨事項*」セクション、「*レイアウト*」セクション、「*デバイスおよびドキュメントのサポート*」セクション、「*メカニカル、パッケージ、および注文情報*」セクションを追加 ... 1
- 「*注文情報*」表を削除、データシート末尾にある POA を参照 ... 1
- Changed *Thermal Information* table ... 5

Revision A (December 2011) から Revision B に変更 **Page**

- Added value to test conditions field in Regulated Output Voltage 6.1 (I_{OUT} = 10 mA to 300 mA, V_{IN}= V_{OUT} + 1 V to 16 V) . 5

5 Pin Configuration and Functions

KTT Package
5-Pin TO-263
Top View



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	VIN	I	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor shall be connected between VIN pin and GND pin to dampen input line transients.
2	EN	I	Enable pin: This is a high voltage tolerant input pin with an internal pulldown. A high input to this pin activates the device and turns the regulator ON. This input can be connected to VIN terminal for self bias applications. If this pin is not connected, the device stays disabled.
3	GND	I/O	Ground pin: This is signal ground pin of the IC.
4	FB	I	Feedback pin: This pin is used to connect external resistors to ground to program the output voltage.
5	VOUT	O	Regulated output voltage pin: This is a regulated output voltage pin with a limitation on maximum output current. An external resistor divider is connected at this pin to program the output voltage. To achieve stable operation and prevent oscillation, an external output capacitor (C_{OUT}) with low ESR shall be connected between this pin and GND pin.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{IN}, V_{EN}	Unregulated inputs(2)	–0.3	45	V
V_{OUT}	Regulated output		7	V
V_{FB}	Feedback voltage	–0.3	7	V
T_{OP}	Operating ambient temperature	–40	125	°C
T_{LEAD}	Lead temperature (soldering, 10 s)		260	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND.
(2) Absolute maximum voltage for duration less than 480 ms.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)(2)	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A (100-pF capacitor discharged through a 1.5-kΩ resistor into each pin).

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{IN}	Unregulated input voltage	7 (1)	40	V
V_{EN}	Enable pin voltage	4	40	V
T_J	Operating junction temperature	–40	150	°C

(1) V_{IN} can go down to 4 V for 130 ms or less and remain functional. If V_{IN} is less than 7 V for longer than 130 ms, then some devices may turn off until the input voltage rises above 7 V.

6.4 Thermal Information

THERMAL METRIC (1)			TPS7A6201-Q1 KTT (TO-263) 5 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	High-K (2)	30.2	°C/W
		Low-K (3)	34.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		38.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		7.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter		3.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter		7.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		1.5	°C/W
θ_{JP}	Thermal impedance junction to exposed pad KTT (D2PAK) package		10.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2) The thermal data is based on JEDEC standard high K profile – JESD 51-5. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.
(3) The thermal data is based on JEDEC standard low K profile – JESD 51-3. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.

6.5 Electrical Characteristics

V_{IN} = 14 V, T_J = –40ºC to 150ºC (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE (VIN PIN)						
V_{IN}	Input voltage		7 (1)		40	V
$I_{QUIESCENT}$	Quiescent current	V_{IN} = 8.2 V to 18 V, V_{EN} = 5 V, I_{OUT} = 0.01 mA to 0.75 mA		25	40	µA
I_{SLEEP}	Sleep/shutdown current	V_{IN} = 8.2 V to 18 V, V_{EN} < 0.8 V, I_{OUT} = 0 mA (no load), T_A = 125°C			3	µA
$V_{IN-UVLO}$	Undervoltage lockout voltage	Ramp V_{IN} down until output is turned OFF		3.16		V
$V_{IN(POWERUP)}$	Power-up voltage	Ramp V_{IN} up until output is turned ON		3.45		V
ENABLE INPUT (EN PIN)						
V_{IL}	Logic input low level		0		0.8	V
V_{IH}	Logic input high level		2.5		40	V
REGULATED OUTPUT VOLTAGE (VOUT PIN)						
V_{REF}	Internal Reference Voltage	I_{OUT} = 10 mA to 300 mA, V_{IN}= V_{OUT} + 1 V to 16 V	–2%		2%	
$\Delta V_{LINE-REG}$	Line regulation	V_{IN} = 6 V to 28 V, I_{OUT} = 10 mA, V_{OUT} = 7 V			15	mV
		[V_{IN} = 6 V to 28 V, I_{OUT} = 10 mA, V_{OUT} = 3.3 V] (2)			20	
$\Delta V_{LOAD-REG}$	Load regulation	I_{OUT} = 10 mA to 300 mA, V_{IN}= 14 V, V_{OUT} = 7 V			25	mV
		[I_{OUT} = 10 mA to 300 mA,V_{IN} = 14 V, V_{OUT} = 3.3 V] (2)			35	

(1) V_{IN} can go down to 4 V for 130 ms or less and remain functional. If V_{IN} is less than 7 V for longer than 130 ms, then some devices may turn off until the input voltage rises above 7 V.
(2) Specified by design – not tested.

Electrical Characteristics (continued)

V_{IN} = 14 V, T_J = –40ºC to 150ºC (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DROPOUT}$ (3)	Dropout voltage (V_{IN} – V_{OUT})	I_{OUT} = 250 mA			500	mV
		I_{OUT} = 150 mA			300	
R_{SW} (2)	Switch resistance	VIN to VOUT resistance			2	Ω
I_{OUT}	Output current	V_{OUT} in regulation	0		300	mA
I_{CL}	Output current limit	V_{OUT} = 0 V (VOUT pin is shorted to ground)	350		1000	mA
PSRR (2)	Power supply ripple rejection	$V_{IN-RIPPLE}$ = 0.5 Vpp, I_{OUT} = 300 mA, frequency = 100 Hz, V_{OUT} = 5 V and V_{OUT} = 3.3 V		60		dB
		$V_{IN-RIPPLE}$ = 0.5 Vpp, I_{OUT} = 300 mA, frequency = 150 kHz, V_{OUT} = 5 V and V_{OUT} = 3.3 V		30		
OPERATING TEMPERATURE RANGE						
T_J	Operating junction temperature		–40		150	ºC
$T_{SHUTDOWN}$	Thermal shutdown trip point			165		ºC
T_{HYST}	Thermal shutdown hysteresis			10		ºC

(3) This test is done with V_{OUT} is in regulation and V_{IN} – V_{OUT} parameter is measured when V_{OUT} (programmed output voltage, for example, 5 V or 3.3 V) drops by 100 mV at specified loads.

6.6 Typical Characteristics



Figure 1. ESR vs Load Current



Figure 2. ESR vs Load Current



Figure 3. Quiescent Current vs Load Current



Figure 4. Quiescent Current vs Ambient Air Temperature



Figure 5. Quiescent Current vs Input Voltage



Dropout voltage is measured when the output voltage drops by 100 mV from the regulated output voltage level. (For example, if output voltage is programmed to be 5 V, the dropout voltage is measured when the output voltage drops down to 4.9 V from 5 V.)

Figure 6. Drop Out Voltage vs Load Current

Typical Characteristics (continued)



Figure 7. Output Voltage vs Ambient Air Temperature (V_{OUT} Programmed to 5 V)



Figure 8. Output Voltage vs Input Voltage (V_{OUT} Programmed to 5 V)



Figure 9. Output Current vs Input Voltage



Figure 10. Output Current Limit vs Ambient Air Temperature



Figure 11. Load Regulation vs Ambient Air Temperature



Figure 12. Line Regulation vs Ambient Air Temperature

Typical Characteristics (continued)



Figure 13. PSRR at Heavy Load Current



Figure 14. PSRR at Light Load Current

7 Detailed Description

7.1 Overview

The TPS7A6201-Q1 device is a monolithic, low-dropout linear voltage regulator with programmable output voltage and integrated fault protection. This voltage regulator is designed for low power consumption and quiescent current less than 25 µA in light-load applications.

This device is available in the 5-pin package option TO-263 (D2PAK/TO-263).

The following section describes the features of TPS7A6201-Q1 voltage regulator in detail.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Up

During power up, the regulator incorporates a protection scheme to limit the current through pass element and output capacitor. When the input voltage exceeds a certain threshold ($VIN_{(POWERUP)}$) level, the output voltage begins to ramp up as shown in Figure 15.



Figure 15. Power-Up Operation

7.3.2 Adjustable Output Voltage

The regulated output voltage (V_{OUT}) can be programmed by connecting external resistors to FB pin. Calculate the feedback resistor values using Equation 1.

$$V_{OUT} = V_{REF}\left[1 + \frac{R1}{R2}\right] \quad (1)$$

where

- V_{OUT} = desired output voltage
- V_{REF} = reference voltage (V_{REF} = 1.23 V typically)
- R1, R2 = feedback resistors (see the *Functional Block Diagram*)

The overall tolerance of the regulated output voltage depends on the tolerance of internal reference voltage and external feedback resistors, and is given by Equation 2.

$$tol_{V_{OUT}} = tol_{V_{REF}} + \left[\frac{R1}{R1 + R2}\right]\left[tol_{R1} + tol_{R2}\right] \quad (2)$$

where

- tol_{VOUT} = tolerance of output voltage
- tol_{VREF} = tolerance of internal reference voltage (tol_{VREF} = ±1.5% typically)
- tol_{R1},tol_{R2} = tolerance of feedback resistors R1, R2

For a tighter tolerance on V_{OUT}, select lower-value feedback resistors. TI recommends selecting feedback resistors such that the sum of R1 and R2 is between 20 kΩ and 200 kΩ.

7.3.3 Enable Input

This device has a high-voltage-tolerant EN pin that can be used to enable and disable a device from an external microcontroller or a digital control circuit. A high input to this pin activates the device and turns the regulator on. This input can also be connected to V_{IN} terminal for self bias applications. An internal pulldown resistor is connected to this pin; therefore, if this pin is left unconnected, the device stays disabled.

Feature Description (continued)

7.3.4 Charge Pump Operation

This device has an internal charge pump which turns on or off depending on the input voltage and the output current. The charge pump switching circuitry shall not cause conducted emissions to exceed required thresholds on the input voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge pump switching thresholds are hysteretic. Figure 16 and Figure 17 shows typical switching thresholds for the charge pump at light (I_{OUT} < ~2 mA) and heavy (I_{OUT} > ~2 mA) loads respectively.



Figure 16. Charge Pump Operation at Light Loads



Figure 17. Charge Pump Operation at Heavy Loads

7.3.5 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage (V_{IN}) falls below an internally fixed UVLO threshold level ($V_{IN-UVLO}$); see Figure 18. This ensures that the regulator is not latched into an unknown state during low input voltage conditions. The regulator normally powers up when the input voltage exceeds the $V_{IN(POWERUP)}$ threshold.

7.3.6 Low Voltage Tracking

At low-input voltages, the regulator drops out of regulation, and the output voltage tracks input minus a voltage based on the load current and switch resistance (see Figure 18). This allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold crank conditions.

Feature Description (continued)



Figure 18. Low Voltage Tracking Operation

7.3.7 Integrated Fault Protection

The device features integrated fault protection, making it ideal for use in automotive applications. To keep the device in safe area of operation during certain fault conditions, internal current-limit protection and current-limit foldback are used to limit the maximum output current. This protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, current through the pass element is limited to I_{CL} to protect the device from excessive power dissipation.

7.3.8 Thermal Shutdown

The device incorporates a thermal shutdown (TSD) circuit as protection from overheating. For continuous normal operation, the junction temperature must not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature falls below TSD trip point, the output is turned on again, as shown in Figure 19.



Figure 19. Thermal Cycling Waveform for TPS7A6201-Q1 (V_{IN} = 24 V, I_{OUT} = 300 mA, V_{OUT} = 5 V)

7.4 Device Functional Modes

7.4.1 Low Power Mode

At light loads and high-input voltages (V_{IN}> approximately 8 V such that charge pump is off) the device operates in low power mode, and the quiescent current consumption is reduced to 25 µA (typical) as shown in Table 1.

Table 1. Typical Quiescent Current Consumption

I_{OUT}	CHARGE PUMP ON	CHARGE PUMP OFF
I_{OUT} < approximately 2 mA (Light load)	250 µA	25 µA (Low Power Mode)
I_{OUT} > approximately 2 mA (Heavy load)	280 µA	70 µA

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A6201-Q1 is a low-dropout linear voltage regulator designed for low power consumption and quiescent current less than 25 µA in light-load applications.

8.2 Typical Application

Figure 20 shows the typical application circuit for the TPS7A6201-Q1 device. Depending upon an end application, different values of external components may be used. To program the output voltage, feedback resistors (R1 and R2) must be carefully selected. Using small resistors results in higher current consumption, whereas, using very large resistors impacts the sensitivity of the regulator. Therefore, TI recommends selecting feedback resistors such that the sum of R1 and R2 is between 20 kΩ and 200 kΩ. Also, the overall tolerance of the regulated output voltage depends on the tolerance of the internal reference voltage and external feedback resistors.

A larger output capacitor may be required during fast load steps to prevent output from temporarily dropping down. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R. Additionally, a bypass capacitor can be connected at the output to decouple high-frequency noise as per the end application.

Example: If the desired regulated output voltage is 5 V, upon selecting R2, R1 can be calculated using Equation 1 (and vice versa). Knowing V_{REF} = 1.23 V (typical), V_{OUT} = 5 V, and selecting R2 = 20 kΩ, R1 is calculated to be 61.3 kΩ.



Figure 20. Typical Application Schematic for TPS7A6201-Q1

8.2.1 Design Requirements

Table 2 lists the design parameters for this example.

Table 2. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range	7 V to 40 V
Output voltage	5 V
Output current rating	200 mA
Output capacitor range	10 µF to 47 µF
Output capacitor ESR range	10 mΩ to 10 Ω

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating
- Input capacitor
- Output capacitor

8.2.2.1 Input Capacitor

The device requires an input bypass capacitor, the value of which depends on the application. The typical recommended value for the bypass capacitor is 10 µF. The voltage rating must be greater than the maximum input voltage.

8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. TI recommends selecting a capacitor between 10 µF and 47 µF with ESR range from 10 mΩ to 10 Ω.

8.2.2.3 Feedback Resistor

The regulated output voltage (VOUT) can be programmed by connecting external resistors to FB pin. Calculate the feedback resistor values using Equation 1 (R1 = 61.3K Ω, R2 = 20 K Ω).

8.2.3 Application Curve



Figure 21. Load Transient Waveform

9 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range from 7 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device, TI recommends adding an electrolytic capacitor with a value of 22 µF and a ceramic bypass capacitor at the input.

10 Layout

10.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, TI recommends spreading the thermal pad as large as possible and place enough thermal vias on the thermal pad. Figure 25 provides an example layout.

10.1.1 Power Dissipation and Thermal Considerations

Calculate the power dissipated in the device using Equation 3.

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$$

where

- P_D = continuous power dissipation
- I_{OUT} = output current
- V_{IN} = input voltage
- V_{OUT} = output voltage
- $I_{QUIESCENT}$ = quiescent current (3)

As $I_{QUIESCENT} << I_{OUT}$, therefore, the term $I_{QUIESCENT} \times V_{IN}$ in Equation 3 can be ignored.

For device under operation at a given ambient air temperature (T_A), calculate the junction temperature (T_J) Equation 4.

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where

- $R_{\theta JA}$ = junction to ambient air thermal impedance (4)

Calculate the rise in junction temperature due to power dissipation using Equation 5.

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_D) \quad (5)$$

For a given maximum junction temperature ($T_{J\text{-}Max}$), calculate the maximum ambient air temperature ($T_{A\text{-}Max}$) at which the device can operate using Equation 6.

$$T_{A\text{-}Max} = T_{J\text{-}Max} - (R_{\theta JA} \times P_D) \quad (6)$$

Example

If I_{OUT} = 100 mA, V_{OUT} = 5 V, V_{IN} = 14 V, $I_{QUIESCENT}$ = 250 µA, and $R_{\theta JA}$ = 30˚C/W, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27˚C. For a maximum junction temperature of 150˚C, maximum ambient air temperature at which the device can operate is 123˚C.

For adequate heat dissipation, TI recommends soldering the thermal pad (exposed heat sink) to thermal land pad on the PCB. Doing this provides a heat conduction path from die to the PCB and reduces overall package thermal resistance. Figure 22 illustrates the power derating curves for the TPS7A6201-Q1 device in the KTT (TO-263) package..

Layout Guidelines (continued)



Figure 22. Power Derating Curves

For optimum thermal performance, TI recommends using a high-K PCB with thermal vias between ground plane and solder pad or thermal land pad. This is shown in Figure 23 (a) and (b). Furthermore, heat spreading capabilities of a PCB can be considerably improved by using a thicker ground plane and a thermal land pad with a larger surface area.



Figure 23. Using Multilayer PCB and Thermal Vias for Adequate Heat Dissipation

Layout Guidelines (continued)

Keeping other factors constant, surface area of the thermal land pad contributes to heat dissipation only to a certain extent. Figure 24 shows a variation of $R_{\theta JA}$ with surface area of the thermal land pad (soldered to the exposed pad) for KTT package.



Figure 24. $R_{\theta JA}$ vs Thermal Pad Area

10.2 Layout Example



Figure 25. Layout Recommendation

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 コミュニティ・リソース

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件（www.tij.co.jp/ja-jp/legal/termsofsale.html）、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用されるTI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A6201QKTTRQ1	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	-40 to 125	7A6201Q1	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6201QKTTRQ1	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6201QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0

KTT (R–PSFM–G5) PLASTIC FLANGE–MOUNT PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
D. Falls within JEDEC TO–263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

KTT (R–PSFM–G5) PLASTIC FLANGE–MOUNT PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–SM–782 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

KVU (R–PSFM–G5) PLASTIC FLANGE–MOUNT PACKAGE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. The center lead is in electrical contact with the exposed thermal tab.
D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
E. Falls within JEDEC TO–252 variation AD.

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件（www.tij.co.jp/ja-jp/legal/termsofsale.html）、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用されるTI の保証または他の保証の放棄の拡大や変更を意味するものではありません。