







TPS7A94

JAJSMN7C - SEPTEMBER 2021 - REVISED JUNE 2023

TPS7A94 1A、超低ノイズ、超高 PSRR、低ドロップアウト・レギュレータ

1 特長

超低出力ノイズ:

Texas

- 0.46µV_{RMS} (標準値、10Hz~100kHz)
- 高い電源リップル除去 (PSRR):
 - 100Hz 時に 102dB

INSTRUMENTS

- 1kHz 時に 110dB
- 10kHz 時に 95dB
- 100kHz 時に 78dB
- 1MHz 時に 50dB
- 精度: ライン、負荷、温度の範囲全体にわたって 1% の誤差
- 低いドロップアウト:150mV/1A
- 広い入力電圧範囲:1.7V~5.7V
- 広い出力電圧範囲:0V~5.5V
- 並列接続による低ノイズ化と大電流化が可能
- 高速過渡応答 ٠
- 高精度のイネーブルとUVLO ٠
- プログラム可能な電流制限 ٠
- プログラム可能な PG スレッショルド
- スタートアップ突入電流の制御が調整可能
- オープン・ドレインのパワー・グッド (PG) 出力
- パッケージ:3.00mm × 3.00mm の 10 ピン WSON:
 - JEDEC R_{θJA}: 46.1°C/W
 - EVM R_{θ.IA}: 25.6°C/W

2 アプリケーション

- マクロ・リモート無線ユニット(RRU)
- 屋外バックホール・ユニット
- アクティブ・アンテナ・システム (AAS) の mMIMO
- 実験室およびフィールド計測
- センサ、画像処理、レーダー

3 概要

TPS7A94 は、わずか 150mV のドロップアウトで 1A を供 給できる超低ノイズ (0.46µV_{RMS})、低ドロップアウト (LDO) の電圧レギュレータです。この小さいドロップアウトは、エラ ー・アンプの広い帯域幅とあいまって、小さい動作ヘッドル ーム (500mV) と大きい出力電流 (750mA) でも非常に大 きい PSRR (1kHz で 110dB、1MHz で 50dB) を可能に します。

デバイスの出力電圧は、外付けの分圧抵抗によって OV~ 5.5V の範囲で調整可能です。入力電圧範囲が広く、最 低 1.7V、最高 5.7V での動作がサポートされています。こ のデバイスには、プログラム可能な電流制限、プログラム 可能な PG スレッショルド、および高精度イネーブルが搭 載されているため、アプリケーションをより的確に制御でき ます。

高精度の基準電圧と広帯域幅のトポロジを備えた本デバ イスは、簡単に並列接続することで低ノイズと大電流を実 現できます。

1%の出力電圧精度(ライン、負荷、温度の全範囲にわた る)と、ソフトスタート機能により突入電流を低減しているた め、このデバイスは敏感なアナログ低電圧デバイスへの電 力供給に最適です。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
TPS7A94	DSC (WSON、10)	3.00mm × 3.00mm


利用可能なすべてのパッケージについては、データシートの末尾 (1)にある注文情報を参照してください。


パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合は (2) ピンも含まれます。




英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。














Table of Contents

1	特長	1
2	アプリケーション	1
3	概要	1
	Revision History	
5	Pin Configuration and Functions	4
6	Specifications	
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	5
	6.3 Recommended Operating Conditions	6
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	7
	6.6 Typical Characteristics	
7	Detailed Description	29
	7.1 Overview	29
	7.2 Functional Block Diagram	30
	7.3 Feature Description	31
	7.4 Device Functional Modes	33

8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	54
8.4 Layout	54
9 Device and Documentation Support	56
9.1 Device Support	<mark>56</mark>
9.2 Documentation Support	
9.3ドキュメントの更新通知を受け取る方法	<mark>56</mark>
9.4 サポート・リソース	56
9.5 Trademarks	57
9.6 静電気放電に関する注意事項	57
9.7 用語集	
10 Mechanical, Packaging, and Orderable	
Information	57
10.1 Mechanical Data	

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision B (February 2023) to Revision C (June 2023) Pag	ge
•	Deleted note regarding output current range from Optimizing Noise and PSRR section	43
С	hanges from Revision A (May 2022) to Revision B (February 2023) Pag	ge
•	Changed GND Pin Current vs I_{OUT} and Temperature for V_{OUT} = 3.3 V to 100% Current Limit vs Temperature for V_{OUT} = 1.8 V curves in Typical Characteristics section	
•	Changed 式 1, 式 2, and the discussion of these equations in Precision Enable (External UVLO) section	35
•	Changed parallel impedance value from 10 k Ω to 12.5 k Ω in Power-Good Feedback (FB_PG Pin) and Power Good Threshold (PG Pin) section.	
•	Added Relationship Between Threshold Voltage, Output Voltage, I _{FAST_SS} , and I _{NR/SS} During Start-Up figure to Programmable Soft-Start and Noise-Reduction (NR/SS Pin) section	2
•	Changed discussion of V _{ON} and V _{OFF} in <i>Detailed Design Procedure</i> section	



5 Pin Configuration and Functions




図 5-1. DSC Package, 10-Pin WSON (Top View)

Pin Functions

PIN NAME WSON		- I/O ⁽¹⁾	DESCRIPTION	
			DESCRIPTION	
EN_UV	3	I	Precision enable and undervoltage lockout pin; see the <i>Precision Enable (External UVLO)</i> section for details.	
FB_PG 5		I	Power-good feedback pin. This pin has a dual function: this pin programs the PG pin output threshold and scales the factory-programmed current limit value specified in the <i>Electrical Characteristics</i> table to either 100%, 80%, or 60%. See the <i>Power-Good Feedback (FB_PG Pin) and Power-Good Threshold (PG Pin)</i> section for details.	
GND	6	G	Ground pin; see the <i>Board Layout</i> section for details.	
IN 1, 2		Р	Input voltage supply pin; see the <i>Recommended Capacitor Types</i> section and the <i>Recommended Operating Conditions</i> table for additional information.	
NR/SS 7		I	Output voltage set and noise-reduction pin; see the <i>Programmable Soft-Start and Noise-</i> <i>Reduction (NR/SS Pin)</i> section for details.	
OUT 9, 10		0	Regulated output pin; see the <i>Load Transient Response</i> section for additional information.	
PG 4		0	Open-drain, power-good indicator pin for the LDO output voltage. See the <i>Power-Good Feedback</i> (<i>FB_PG Pin</i>) and <i>Power-Good Threshold</i> (<i>PG Pin</i>) section for additional information.	
SNS 8		I	Output sense pin. This pin is the input to the noninverting terminal of the error amplifier; see the <i>Board Layout</i> section for details.	
Thermal pad		G	The thermal pad is electrically connected to the GND pin; see the <i>Board Layout</i> section for details.	

(1) I = input, O = output, I/O = input or output, G = ground, P = power.



6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range and all voltages with respect to GND(unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	IN, PG, EN_UV	-0.3	6.0	
Voltage	FB_PG	-0.3	1.5	V
Voltage	OUT	-0.3	V _{IN} + 0.3	v
	NR/SS, SNS	-0.3	6.0	
Current	OUT	Internally lin	nited	А
Current	PG (sink current into the device)		5	mA
Temperature	Operating junction, T _J	-55	150	°C
	Storage, T _{stg}	-55	150	C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ ±2000 Charged device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾ ±500				VALUE	UNIT
V _(ESD) Lieculostatic discharge Charged device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾ ±500	V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	(ESD)	LIEULUSIALU UISUIALYE	Charged device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	ТҮР	MAX	UNIT
V _{IN}	Input supply voltage range	1.7		5.7	V
V _{OUT}	Output voltage range	0.4		V _{IN} - V _{DO}	V
I _{OUT}	Output current	0		1	A
C _{IN}	Input capacitor	4.7	10	1000	μF
C _{OUT}	Output capacitor	4.7	10	1000	μF
C _{OUT_ESR}	Output capacitor ESR	1		20	mΩ
Z _{OUT_ESL}	Total output loop impedance			2	nH
C _{NR/SS}	Noise-reduction capacitor	1	4.7	100	μF
R _{PG}	Power-good pull-up resistance	10		100	kΩ
TJ	Junction temperature	-40		125	°C

6.4 Thermal Information

		TPS	7A94	
	THERMAL METRIC ⁽¹⁾	DSC (WSON) ⁽²⁾	DSC (WSON) ⁽³⁾	UNIT
		10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	46.1	25.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	35.2	-	°C/W
R _{θJB}	Junction-to-board thermal resistance	19.1	-	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.5	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	19	11.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.9	-	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and ICPackage Thermal Metrics* application report.

(2) JEDEC standard. (2s2p)

(3) EVM thermal model using JEDEC measurement methodology, see TPS7A94EVM-046 thermal analysis.



6.5 Electrical Characteristics

over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN(NOM)} = V_{OUT(NOM)} + 0.5$ V, $V_{OUT(NOM)} = 3.3$ V, $I_{OUT} = 1$ mA, $V_{EN} = 1.8$ V, $C_{IN} = C_{OUT} = 10$ µF, $C_{NR/SS} = 0$ nF, and PG pin pulled up to V_{IN} with 100 k Ω ⁽⁴⁾ (unless otherwise noted); typical values are at $T_J = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input supply voltage range		1.7		5.7	V	
V _{UVLO}	Input supply UVLO	V _{IN} rising, no load		1.6	1.7	V	
V _{HYS(UVLO)}	Input supply UVLO hysteresis	No load	40	53		mV	
		V _{IN} = 1.7 V, I _{OUT} = 1 mA, V _{OUT} = 1.2 V		150		μA	
I _{NR/SS}	NR/SS pin current	1.7 V \leq V_{IN} \leq 5.5 V, 0.4 V \leq V_{OUT} $<$ 1.2 V, 1 mA \leq I_{OUT} \leq 1A	-1.5		1.5	%	
		1.7 V \leq V_{IN} \leq 5.5 V, 1.2 V \leq V_{OUT} \leq 5.1 V, 1 mA \leq I_{OUT} \leq 1A	-1		1	%	
1	NR/SS fast start-up charging	$V_{NR/SS} = GND, V_{IN} \ge 2.5 \text{ V}, V_{FB_PG} < 0.2 \text{ V}, I_{OUT} = 0 \text{ mA}$		2.1			
I _{FAST_SS}	current	V _{NR/SS} = GND, V _{IN} = 1.7 V, V _{FB_PG} < 0.2 V, I _{OUT} = 0 mA		1.5		mA	
V _{OUT}	Output voltage range		0 -2 ±0.1		5.5	V	
	Output offset voltage (V _{NR/SS} –	$1.7 V \le V_{IN} \le 5.7 V$, $1.2 V \le V_{OUT} \le 5.1 V$, $1 \text{ mA} \le I_{OUT} \le 1 A$			2		
V _{OS}	V _{OUT})	$1.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.7 \text{ V}, 0.4 \text{ V} \le \text{V}_{\text{OUT}} < 1.2 \text{ V},$ $1 \text{ mA} \le \text{I}_{\text{OUT}} \le 1 \text{ A}$	-5	±0.2	5	mV	
		$0.4 V \le V_{OUT} < 1.2 V, I_{OUT} = 1 mA,$ $V_{IN} = (V_{OUT} + 0.5 V) to 5.7 V$		-0.9		n 4 4 /	
	Line regulation: ΔI _{NR/SS}	V_{OUT} = 1.2 V and V_{OUT} = 3.3 V, I_{OUT} = 1mA, V _{IN} = (V _{OUT} + 0.5V) to 5.7 V		2		nA/V	
ΔV _{OUT(ΔVIN)}		$\begin{array}{l} 0.4 \ V \leq V_{OUT} < 1.2 \ V, \ I_{OUT} = 1 \ mA, \\ V_{IN} = (V_{OUT} + 0.5 \ V) \ to \ 5.7 \ V \end{array}$		-4.5		μV/V	
	Line regulation: ΔV _{OS}	V_{OUT} = 1.2 V & V_{OUT} = 3.3 V, I_{OUT} = 1 mA, V_{IN} = (V_{OUT} + 0.5 V) to 5.7 V		2.1			
		$V_{IN} = 1.7 \text{ V}, V_{OUT} = 1.2 \text{ V}, 1 \text{ mA} \le I_{OUT} \le 1 \text{ A}$		2.3		nA	
	Load regulation: $\Delta I_{NR/SS}$ ⁽¹⁾	V_{IN} = 3.8 V, V_{OUT} = 3.3 V, 1 mA ≤ I_{OUT} ≤ 1 A		-3.6			
$\Delta V_{OUT(\Delta IOUT)}$		$V_{IN} = 5.6 \text{ V}, V_{OUT} = 5.1 \text{ V}, 1 \text{ mA} \le I_{OUT} \le 1 \text{ A}$		-21			
	Load regulation: ΔV_{OS} ⁽¹⁾	$ \begin{array}{l} V_{IN} = V_{OUT(NOM)} + 0.5 \ V, \ 1.2V \leq V_{OUT} \leq 5.1 \ V, \ 1 \ mA \leq \\ I_{OUT} \leq 1 \ A \end{array} $	0.03			mV	
A1		$0.4 \text{ V} \le \text{V}_{\text{NR/SS}} \le 1.5 \text{ V}, \text{V}_{\text{IN}} = 5.7 \text{ V}, \text{I}_{\text{OUT}} = 1 \text{ mA}$		6.3		nA	
$\Delta I_{NR/SS(\Delta VNR/SS)}$	Change in I _{NR/SS} vs V _{NR/SS}	$1.5 \text{ V} \le \text{V}_{\text{NR/SS}} \le 5 \text{ V}, \text{ V}_{\text{IN}} = 5.7 \text{ V}, \text{ I}_{\text{OUT}} = 1 \text{ mA}$	-3.3			nA	
۸\/	1.5 V ≤ V _{NR/SS} ≤ 5 V, V _{IN} = 5.7 V, I _{OUT} = 1 mA -3.3 0.4 V ≤ V _{NR/SS} ≤ 1.5 V, V _{IN} = 5.7 V, I _{OUT} = 1 mA 0.033			mV			
$\Delta V_{OS(\Delta VNR/SS)}$	$\frac{(10000 \text{ Change in V}_{OS} \text{ vs V}_{NR/SS})}{1.5 \text{ V} \le \text{V}_{NR/SS} \le 5 \text{ V}, \text{ V}_{IN} = 5.7 \text{ V}, \text{ I}_{OUT} = 1 \text{ mA}}$			0.013		mV	
				160			
V _{DO}	Dropout voltage ⁽²⁾	$1.7 V \le V_{IN} < 2.0 V, I_{OUT} = 1 A,$ $V_{OUT} = 99\% x V_{OUT(NOM)}$		165	220	mV	
		$V_{IN} \ge 2.0 \text{ V}, I_{OUT} = 1 \text{ mA},$ $V_{OUT} = 99\% \times V_{OUT(NOM)}$		140		IIIV	
		$V_{IN} \ge 2.0 \text{ V}, I_{OUT} = 1 \text{ A},$ $V_{OUT} = 99\% \text{ x } V_{OUT(NOM)}$		150	240		
I _{CL}	Output current limit	$ \begin{array}{l} V_{OUT} \mbox{ forced at } 90\% \mbox{ of } V_{OUT(NOM)}, \\ V_{IN} = V_{OUT(NOM)} + 200 \mbox{ mV or } V_{IN} = 1.7 \mbox{ V whichever is } \\ \mbox{greater}, \ V_{OUT(NOM)} \geq 1.2 \mbox{ V}, \ R_{PGFB-to-GND} \leq 12.5 \Omega(\pm1\%) \end{array} $	1.2	1.3	1.4	A	
		$ \begin{array}{l} V_{OUT} \text{ forced at 90\% of } V_{OUT(NOM)}, \\ V_{IN} = V_{OUT(NOM)} + 200 \text{ mV or } V_{IN} = 1.7 \text{ V whichever is} \\ \text{greater}, V_{OUT(NOM)} \geq 1.2 \text{ V}, \\ R_{PGFB-to-GND} = 50 \text{ k}\Omega \text{ ($\pm1\%$)} \end{array} $	0.96	1.04	1.12	А	
		$ \begin{array}{l} V_{OUT} \text{ forced at 90\% of } V_{OUT(NOM)}, \\ V_{IN} = V_{OUT(NOM)} + 200 \text{ mV or } V_{IN} = 1.7 \text{ V whichever is} \\ \text{greater}, V_{OUT(NOM)} \geq 1.2 \text{ V}, \\ R_{PGFB-to-GND} = 100 \text{k}\Omega (\pm1\%) \end{array} $	0.72	0.78	0.84	Α	
ΔI _{SC}	Output current limit variation ⁽³⁾	V_{IN} = $V_{\text{OUT(NOM)}}$ + 200 mV or V_{IN} = 1.7 V whichever is greater, V_{OUT} = 0 V		5		%	
	GND nin current	V _{IN} = 5.7 V, V _{OUT} = 5.1 V, I _{OUT} = 0.1 mA	8	15	22	m۸	
GND	GND pin current	V _{IN} = 1.7 V, I _{OUT} = 1 A, V _{OUT} = 1.2 V	34	41	51	mA	

6.5 Electrical Characteristics (continued)

over operating temperature range ($T_J = -40^{\circ}$ C to +125°C), $V_{IN(NOM)} = V_{OUT(NOM)} + 0.5$ V, $V_{OUT(NOM)} = 3.3$ V, $I_{OUT} = 1$ mA, $V_{EN} = 1.8$ V, $C_{IN} = C_{OUT} = 10$ µF, $C_{NR/SS} = 0$ nF, and PG pin pulled up to V_{IN} with 100 k Ω ⁽⁴⁾ (unless otherwise noted); typical values are at $T_J = 25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{SDN}	Shutdown GND pin current	PG = (open), V _{IN} = 5.7 V, V _{EN_UV} = 0.4 V		0.1	30	μA
I _{EN_UV}	EN_UV pin current	$V_{IN} = 5.7 \text{ V}, 0 \text{ V} \le V_{EN_{UV}} \le 5.5 \text{ V}$	-1			μA
VIH(EN_UV)	EN_UV trip point rising (turn-on)	V _{IN} = 1.7 V, no load	1.20 1.22 1.25		V	
V _{HYS(EN_UV)}	EN_UV trip point hysteresis	V _{IN} = 1.7 V, no load		150		mV
t _{PGDH}	PG delay time rising	Time from V_{OUT} crossing PG threshold% to PG reaching 20% of the value		1.1		ms
t _{PGDL}	PG delay time falling	Time from 90% of V _{OUT} to 80% of PG		3		μs
V _{FB_PG}	FB_PG pin trip point (rising)	$1.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.7 \text{ V}$	0.19	0.2	0.21	V
V _{HYS(FB_PG)}	FB_PG pin hysteresis	1.7 V ≤ V _{IN} ≤ 5.7 V		6		mV
V _{OL(PG)}	PG pin low-level output voltage	V_{IN} = 1.7 V, V_{OUT} < $V_{FB_PG(threshold)}$, I_{PG} = –1 mA (current into device)			0.4	V
I _{PG(LKG)}	PG pin leakage current	V_{IN} = 5.7 V, V_{OUT} > $V_{FB_PG(threshold)}$, V_{PG} = 5.5 V			1	μA
I _{FB_PG}	FB_PG pin leakage current	V _{IN} = 5.7 V, V _{FB_PG} = 0.2 V	-100		100	nA
PSRR	Power-supply ripple rejection	f = 1 MHz, V _{IN} = 3.8 V, V _{OUT(NOM)} = 3.3 V, I _{OUT} = 750 mA, C _{NR/SS} = 4.7 μF	51			dB
V		$\begin{array}{l} BW = 10 \text{ Hz to } 100 \text{ kHz}, \ 1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.7 \text{ V}, \\ \text{V}_{\text{OUT(NOM)}} = 1.2 \text{ V}, \ \text{I}_{\text{OUT}} = 1.0 \text{ A}, \ \text{C}_{\text{NR/SS}} = 4.7 \mu\text{F} \end{array}$	0.46			
V _n	Output noise voltage	BW = 10 Hz to 100 kHz, V_{IN} = 1.8 V, $V_{OUT(NOM)}$ = 0.8 V, I_{OUT} = 1.0 A, $C_{NR/SS}$ = 4.7 μF	0.835			μV _{RMS}
		f = 100 Hz, 1.7 V \leq V _{IN} \leq 5.7 V, V _{OUT(NOM)} = 1.2 V, I _{OUT} = 1.0 A, C _{NR/SS} = 4.7 μ F		6.6		
	Noise spectral density	f = 1 kHz, 1.7 V \leq V _{IN} \leq 5.7 V, V _{OUT(NOM)} = 1.2 V, I _{OUT} = 1.0 A, C _{NR/SS} = 4.7 μ F		1.3		nV/√Hz
		f = 10 kHz, 1.7 V \leq V _{IN} \leq 5.7 V, V _{OUT(NOM)} = 1.2 V, I _{OUT} = 1.0 A, C _{NR/SS} = 4.7 μ F		1.1		
R _{PULLDOWN_NRSS}	NRSS active discharge resistance	V _{IN} = 1.7 V, V _{EN_UV} = GND	15			Ω
R _{PULLDOWN}	Output active discharge resistance	V _{IN} = 1.7 V, V _{EN_UV} = GND	195			Ω
TSD(shutdown)	Thermal shutdown temperature	Shutdown, temperature increasing	175			
TSD(reset)	Thermal shutdown reset temperature	Reset, temperature decreasing		160		°C

The device is not tested under conditions where $V_{IN} > V_{OUT(NOM)} + 2.5 V$ and $I_{OUT} = 1 A$ because the junction temperature is higher than +125°C. Also, this accuracy specification does not apply on any application condition that exceeds the maximum junction (1) temperature.


Measured when output voltage drops 1% below targeted value. (2)

(3)

Brickwall current limit: $I_{CL_{\%}} = (I_{SC} - I_{CL_{@0.9xVOUT}}) / I_{CL_{@0.9xVOUT}} x 100.$ Additional information on setting the PG pullup resistor can be found in the application section. (4)




6.6 Typical Characteristics






 $V_{IN} = V_{OUT(NOM)} + 0.5 V$, $V_{EN} = 1.8 V$, $C_{IN} = 10 \mu$ F, $C_{NR/SS} = 4.7 \mu$ F, $C_{OUT} = 10 \mu$ F, and $I_{OUT} = 1 m$ A (unless otherwise noted); typical values are at $T_J = 25^{\circ}$ C




Copyright © 2023 Texas Instruments Incorporated
















































 $V_{IN} = V_{OUT(NOM)} + 0.5 V$, $V_{EN} = 1.8 V$, $C_{IN} = 10 \mu$ F, $C_{NR/SS} = 4.7 \mu$ F, $C_{OUT} = 10 \mu$ F, and $I_{OUT} = 1 m$ A (unless otherwise noted); typical values are at $T_J = 25^{\circ}$ C




Copyright © 2023 Texas Instruments Incorporated













 $V_{IN} = V_{OUT(NOM)} + 0.5 V$, $V_{EN} = 1.8 V$, $C_{IN} = 10 \mu$ F, $C_{NR/SS} = 4.7 \mu$ F, $C_{OUT} = 10 \mu$ F, and $I_{OUT} = 1 m$ A (unless otherwise noted); typical values are at $T_J = 25^{\circ}$ C




Copyright © 2023 Texas Instruments Incorporated













 $V_{IN} = V_{OUT(NOM)} + 0.5 V$, $V_{EN} = 1.8 V$, $C_{IN} = 10 \mu$ F, $C_{NR/SS} = 4.7 \mu$ F, $C_{OUT} = 10 \mu$ F, and $I_{OUT} = 1 m$ A (unless otherwise noted); typical values are at $T_J = 25^{\circ}$ C




Copyright © 2023 Texas Instruments Incorporated







 $V_{\text{IN}} = V_{\text{OUT}(\text{NOM})} + 0.5 \text{ V}, V_{\text{EN}} = 1.8 \text{ V}, C_{\text{IN}} = 10 \text{ }\mu\text{F}, C_{\text{NR/SS}} = 4.7 \text{ }\mu\text{F}, C_{\text{OUT}} = 10 \text{ }\mu\text{F}, \text{ and } I_{\text{OUT}} = 1 \text{ mA} \text{ (unless otherwise noted)}; typical values are at T_{\text{J}} = 25^{\circ}\text{C}$





7 Detailed Description

7.1 Overview

The TPS7A94 is an ultra-low-noise (0.46 μ V_{RMS} over 10-Hz to 100-kHz bandwidth), ultra-high PSRR (> 50 dB to 2 MHz), high-accuracy (1%), low-dropout (LDO) linear voltage regulator with an input range of 1.7 V to 5.7 V and an output voltage range from 0 V to V_{IN} – V_{DO} and is fully specified above 0.4 V_{OUT}. This LDO regulator uses innovative circuitry to achieve wide bandwidth and high loop gain, resulting in ultra-high PSRR even when operating under very low operational headroom (V_{IN} – V_{OUT}). At a high level, the device has two main blocks (the current reference and the unity-gain LDO buffer) and a few secondary features (such as the precision enable, current limit, and PG pin).

The current reference is controlled by the NR/SS pin. This pin sets the output voltage with a single resistor, sets the start-up time, and filters the noise generated by the reference and external set resistor.

The unity-gain LDO buffer is controlled by the OUT pin. The ultra-low-noise does not increase with output voltage and provides wideband PSRR. As such, the SNS pin is only used for remote sensing of the load.

The EN_UV pin sets the precision enable feature. Select the optimal input voltage at which the LDO starts at. There are two independent UVLO voltages in this device: the internal IN rail UVLO and the EN_UV pin.


The FB_PG pin sets the current limit and power-good (PG) features. A voltage divider on this pin programs both the current limit and the PG trip point.

An ultra-low-noise current reference (150 μ A, typical) is used in conjunction with an external resistor (R_{NR/SS}) to set the output voltage. This process allows the output voltage range to be set from 0.4 V to (V_{IN} - V_{DO}). To achieve this ultra-low noise, an external capacitor C_{NR/SS} (typically 4.7 μ F) is placed in parallel to the R_{NR/SS} resistor used to set the output voltage. The unity-gain architecture provides ultra-high PSRR over a wide frequency range without compromising load and line transients.

This regulator offers programmable current-limit, thermal protection, is fully specified from -40° C to $+125^{\circ}$ C above 0.4 V_{OUT}, and is offered in a thermally efficient 10-pin, 3-mm × 3-mm WSON package.



7.2 Functional Block Diagram




- A. See the R_{PULLDOWN} output active discharge resistance value in the *Electrical Characteristics* table.
- B. See the delay value in the *Electrical Characteristics* table.



7.3 Feature Description

7.3.1 Output Voltage Setting and Regulation

⊠ 7-1 shows a simplified regulation circuit, where the input signal ($V_{NR/SS}$) is generated by the internal current source ($I_{NR/SS}$) and the external resistor ($R_{NR/SS}$). Because the error amplifier is always operating in unity-gain configuration, the LDO output voltage is directly programmed by the $V_{NR/SS}$ voltage. The $V_{NR/SS}$ reference voltage is generated by an internal low-noise current source driving the $R_{NR/SS}$ resistor and is designed to have very low bandwidth at the input to the error amplifier through the use of a low-pass filter ($C_{NR/SS}$).



$V_{OUT} = I_{NR/SS} \times R_{NR/SS}$.

図 7-1. Simplified Regulation Circuit

This unity-gain configuration, along with the highly accurate $I_{NR/SS}$ reference current, enables the device to achieve excellent output voltage accuracy; though, the $R_{NR/SS}$ accuracy can become the limiting factor when operating at low output voltage. The low dropout voltage (V_{DO}) enables reduced thermal dissipation and achieves robust performance. This combination of features makes this device an excellent voltage source for powering sensitive analog low-voltage devices.

7.3.2 Ultra-Low Noise and Ultra-High Power-Supply Rejection Ratio (PSRR)

The architecture features a highly accurate, high-precision, low-noise current reference followed by a state-ofthe-art error amplifier (1.1 nV/ $\sqrt{\text{Hz}}$ at 10-kHz noise for V_{OUT} \geq 1.2 V) comparable to, if not better than, that of a precision amplifier. The unity-gain configuration ensures ultra-low noise over the entire output voltage range. Additional noise reduction and higher output current can be achieved by placing multiple TPS7A94 LDOs in parallel.



7.3.3 Programmable Current Limit and Power-Good Threshold

The brick-wall current limit can be programmed to either 100%, 80%, or 60% of the nominal factory-programmed value by setting the input impedance for the FB_PG pin. Similarly, the power-good indication threshold can also be adjusted between 85% and 95% of the nominal output voltage by changing the FB_PG resistor divider ratio; see the *Adjusting the Factory-Programmed Current Limit* section for details.

7.3.4 Programmable Soft Start (NR/SS Pin)

The device features a programmable, monotonic, voltage-controlled, soft-start circuit that uses the $C_{NR/SS}$ capacitor to minimize inrush current into the output capacitor and load during start up. This circuitry can also reduce the start-up time for some applications that require the output voltage to reach at least 90% of the set value for fast system start up. See the *Programmable Soft-Start and Noise-Reduction (NR/SS Pin)* section for more details.

7.3.5 Precision Enable and UVLO

Two independent UVLO (undervoltage lockout) voltage circuits are present. An internally set UVLO on the input supply (IN pin) automatically disables the LDO when the input voltage reaches the minimum threshold. A precision EN function (EN_UV pin) can also be used as a user-programmable UVLO.

- 1. The input supply voltage undervoltage lockout (UVLO) circuit prevents the regulator from turning on when the input voltage is not high enough, see the *Electrical Characteristics* table for more details.
- 2. The precision enable circuit allows a simple sequencing of multiple power supplies with a resistor divider from another supply. This enable circuit can be used to set an external UVLO voltage at which the device is enabled using a resistor divider on the EN_UV pin; see the *Precision Enable (External UVLO)* section for more details.

7.3.6 Active Discharge

The device incorporates two internal pulldown metal-oxide semiconductor field effect transistors (MOSFETs). The first pulldown MOSFET connects a resistor (R_{PULLDOWN}) from OUT to ground when the device is disabled to actively discharge the output capacitor. The second pulldown MOSFET connects a resistor (R_{PULLDOWN}, NR/SS) from NR/SS to ground when the device is disabled and discharges the NR/SS capacitor. Both pulldown MOSFETs are activated by any one or more of the following:

- 1. Driving the EN_UV pin below the $V_{EN(LOW)}$ threshold
- 2. The IN pin voltage falling below the undervoltage lockout V_{UVLO} threshold
- 3. Having the output voltage greater than the input voltage

7.3.7 Thermal Shutdown Protection (T_{SD})

A thermal shutdown protection circuit disables the LDO when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical). The thermal time constant of the semiconductor die is fairly short, thus the device can cycle off and on when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors.

Under some conditions, the thermal shutdown protection can disable the device before start up completes. For reliable operation, limit the junction temperature to the maximum listed in the *Electrical Characteristics* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.



7.4 Device Functional Modes

表 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

OPERATING MODE	PARAMETER					
	V _{IN}	V _{EN_UV}	I _{OUT}	Tj		
Normal operation	V_{IN} > $V_{OUT(nom)}$ + V_{DO} and V_{IN} > $V_{IN(min)}$	$V_{EN_UV} > V_{IH(EN_UV)}$	I _{OUT} < I _{OUT(max)}	T _J < TSD _(shutdown)		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN_UV} > V_{IH(EN_UV)}$	I _{OUT} < I _{OUT(max)}	T _J < TSD _(shutdown)		
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$ or $V_{IN} < V_{OUT} + 90 \text{ mV or}$ $V_{IN} < V_{NR/SS} + 20 \text{ mV}$	$V_{EN_UV} < V_{IL(EN_UV)}$	Not applicable	T _J > TSD _(shutdown)		
Current-limit operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN_UV} > V_{IH(EN_UV)}$	I _{OUT} ≥ I _{CL(min)}	T _J < TSD _(shutdown)		

表 7-1. Device Functional Mode Comparison

7.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature (T_J < TSD_(shutdown))
- The voltage on the EN_UV pin has previously exceeded the V_{IH(EN_UV)} threshold voltage and has not yet decreased to less than the V_{IL(EN_UV)} falling threshold

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

注

While in dropout, if a heavy load transient event forces $V_{IN} < V_{OUT(NOM)} + 90$ mV or $V_{IN} < V_{NR/SS} + 20$ mV, the device restarts to prevent the output voltage from overshooting to protect the device and load.

When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

For additional information, see the Output Voltage Restart (Overshoot Prevention Circuit) section.

7.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the EN_UV pin to less than the $V_{IL(EN_UV)}$ threshold (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and both the NR/SS pin and OUT pin voltages are actively discharged to ground by internal discharge circuits to ground when the IN pin voltage is higher than or equal to a diode-drop voltage.

7.4.4 Current-Limit Operation

If the output current is greater than or equal to the minimum current limit, (I_{CL(Min)}), then the device is operating in current-limit mode. The current limit is brick-wall and is programmable with the PG_FB pin. For additional information, see the *Adjusting the Factory-Programmed Current Limit* section.



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

Successfully implementing a low-dropout regulator (LDO) in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

8.1.1 Output Voltage Restart (Overshoot Prevention Circuit)

Wide bandwidth linear regulators suffer from an undesirable excessive overshooting of the output voltage during restart events that occur when the $C_{NR/SS}$ and C_{OUT} capacitors are not fully discharged. In this device, and as shown in \boxtimes 8-1, this undesirable behavior is mitigated by implementing low hysteresis circuitry consisting of two ORed comparators to detect when the input voltage is either 20 mV (typical) lower than the V_{NR/SS} reference voltage or 300 mV (typical) lower than V_{OUT}.





図 8-1. Overshoot Prevention Circuit

When the device is operating in dropout, transient events (such as an input voltage brownout, heavy load transient, or short-circuit event) can force the device in a reversed bias condition where the input voltage is either 20 mV (typical) lower than the $V_{NR/SS}$ reference voltage or 300 mV (typical) lower than V_{OUT} . The output overshoot prevention circuit can be triggered, as shown in \boxtimes 8-2, thus forcing the device to shutdown and restart, thereby preventing output voltage overshoot. If the device is still operating in dropout and the error condition that triggered this circuit is still present, an additional restart can occur until these conditions are removed or the device is no longer in dropout. The restart always occurs from a discharged state and always has the same characteristics as the initial LDO power-up, so the start-up time, V_{OUT} ramp rate, and V_{OUT} monotonicity are all predictable.




2 8-2. Device Behavior in Dropout



☑ 8-3 and ☑ 8-4 show examples of a soft brownout and a brownout event, respectively.

The brownout overshoot is present with higher V_{IN} slew rates. A 1-V/ μ s slew rate was used in \boxtimes 8-5.



The overshoot prevention circuit is implemented to provide a predictable start-up and shutdown of the device without output overshoot if the EN_UV external UVLO is not used as described in this section. This circuit can be prevented from triggering by:

- 1. Using an input supply capable of handling heavy load transients or a larger value input capacitor
- 2. Increasing the operating headroom between V_{IN} and V_{OUT} (for example, when using a battery as an input
- supply to make sure that V_{IN} stays higher than V_{OUT} even when the battery is near the full discharge state)
 Using an input supply with a ramp rate faster than the set output voltage time constant formed by C_{NR/SS} || R_{NR/SS}
- 4. Discharging the input supply slower than the discharge time formed by C_{OUT} || (Load || R_{PULLDOWN}) or by the C_{NR/SS} || (R_{NR/SS} || R_{PULLDOWN NR/SS})

8.1.2 Precision Enable (External UVLO)

The precision enable circuit is used to turn the device on and off. This circuit can be used to set an external undervoltage lockout (UVLO) voltage (see \boxtimes 8-6) to turn on and off the device using a resistor divider between IN, EN_UV, and GND.

If $V_{EN_{UV}} \ge V_{IH(EN_{UV})}$, the regulator is enabled. If $V_{EN_{UV}} \le V_{IL(EN_{UV})}$, the regulator is disabled. The EN_UV pin does not incorporate an internal pulldown resistor to GND and must not be left floating. Use the precision enable circuit for this pin to set an external undervoltage lockout (UVLO) input supply voltage to turn on and off the device using a resistor divider between IN, EN_UV, and GND.

Copyright © 2023 Texas Instruments Incorporated






図 8-6. Precision EN Used as External UVLO

This external UVLO configuration prevents the LDO from turning on when the input supply voltage is insufficient and places the device in dropout operation.

Using the EN_UV pin as an externally set UVLO allows simple sequencing of cascaded power supplies. An additional benefit is that the EN_UV pin is never left floating. The EN_UV pin does not have an internal pulldown resistor. In addition to the resistor divider, a zener diode can be needed between the EN_UV pin and ground to comply with the absolute maximum ratings on this pin.

When V_{IN} exceeds the targeted V_{ON} voltage and the $R_{(BOTTOM)}$ resistor is set, ± 1 and ± 2 provide the $R_{(TOP)}$ resistor value and the V_{OFF} voltage at which the input voltage must drop below to disable the LDO.

$$R_{(TOP)} \le R_{(BOTTOM)} \times (V_{ON} / V_{IH(EN_UV)} - 1)$$

$$V_{OFF} \le [1 + R_{(TOP)} / R_{(BOTTOM)}] \times (V_{IH(EN_UV)} - V_{HYS(EN_UV)})$$
(2)

where:

- V_{OFF} is the input voltage where the regulator shuts off
- V_{ON} is the voltage where the regulator turns on

Consider the EN_UV current pin when selecting the $R_{(TOP)}$ and $R_{(BOTTOM)}$ values.

8.1.3 Undervoltage Lockout (UVLO) Operation

The UVLO circuit, present on the IN pin, ensures that the device remains disabled before the input supply reaches the minimum operational voltage range, and that the device shuts down when the input supply falls too low.

The UVLO_{IN} circuit has a minimum response time of several microseconds to fully assert. During this time, a downward line transient below approximately 1.6 V causes the input supply UVLO to assert for a short time. However, the $UVLO_{IN}$ circuit can possibly not have enough stored energy to fully discharge the internal circuits inside of the device. When the $UVLO_{IN}$ circuit does not fully discharge, internal circuitry is not fully disabled.

The effect of the downward line transient can trigger the overshoot prevention circuit and can be easily mitigated by using the solution proposed in the *Precision Enable (External UVLO)* section.

⊠ 8-7 illustrates the UVLO_{IN} circuit response to various input voltage events. This diagram can be separated into the following regions:

- Region A: The device does not turn on until the input reaches the UVLO rising threshold.
- Region B: Normal operation with a regulated output.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis). The
 output can fall out of regulation but the device is still enabled.
- Region D: Normal operation with a regulated output.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the
 output falls because of the load and active discharge circuit. The device is re-enabled when the UVLO rising
 threshold is reached by the input voltage and a normal start up then follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.



• Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The output falls because of the load and active discharge circuit.




図 8-7. Typical UVLO Operation

8.1.4 Dropout Voltage (V_{DO})

The dropout voltage refers to the minimum voltage difference between the input and output voltage ($V_{DO} = V_{IN} - V_{OUT}$) that is required for regulation. When the input voltage (V_{IN}) drops to or below the maximum dropout voltage ($V_{DO(Max)}$) for the given load current, see the *Electrical Characteristics* table, the device functions as a resistive switch and does not regulate the output voltage. When the device is operating in dropout, the output voltage tracks the input voltage. For high current, the dropout voltage (V_{DO}) is proportional to the output current because the device is operating as a resistive switch. For low current, internal nodes are saturating and the dropout plateaus to the minimum value. As mentioned in the *Output Voltage Restart (Overshoot Prevention Circuit)* section, transient events such as an input voltage brownout, heavy load transient, or short-circuit event can trigger the overshoot prevention circuit. Operating the device at or near dropout significantly degrades both transient performance and PSRR, and can also trigger the overshoot prevention circuit. Maintaining sufficient operating headroom ($V_{OpHr} = V_{IN} - V_{OUT}$) significantly improves the device transient performance and PSRR, and prevents triggering the overshoot prevention circuit.

注

For this device, the pass element is not the limiting dropout voltage factor. Because the reference voltage is generated by a current source and the NR/SS resistor, and because the operating headroom is reducing (even at low load), the internal current source ($I_{NR/SS}$) saturates faster than the pass transistor. This behavior is described in the dropout voltage plot (\boxtimes 6-43). Notice that the dropout does not go to 0 V at light loads.

8.1.5 Power-Good Feedback (FB_PG Pin) and Power-Good Threshold (PG Pin)

For proper device operation, the resistor divider network input to the FB_PG pin must be connected. The FB_PG pin must not be left floating because this pin represents an analog input to the device internal logic and the input impedance is sampled during device start up.

The PG pin is an output indicating whether the LDO is ready to provide power. This pin is implemented using an open-drain architecture. The FB_PG pin is used to program the PG pin and serves a dual purpose of programming the PG threshold assert voltage and adjusting the current limit, I_{CL}.

The PG pin must use the minimum value or larger pullup resistor from PG to IN, see 🗵 8-8, or the external rail as listed in the *Electrical Characteristics* table. If PG functionality is not used, leave this pin floating or connected to GND.

The FB_PG pin uses the parallel impedance formed by the resistor divider $R_{FB_PG(TOP)}$ and $R_{FB_PG(BOTTOM)}$ to program the current limit value during LDO initialization. If this impedance is less than 12.5 k Ω , then the nominal factory-programmed, current-limit value is selected. If the input impedance is less than 50 k Ω , but greater than 12.5 k Ω , then 80% of the nominal factory-programmed current limit is selected. If the input impedance is less than 100 k Ω , but greater than 50 k Ω , then 60% of the nominal factory-programmed current limit is selected.



Connect the $R_{FB_PG(TOP)}$ and $R_{FB_PG(BOTTOM)}$ resistors as indicated in this section for proper operation of the LDO. Do not float this pin.

When initialization is complete, the voltage divider provides the necessary feedback to the PG pin by setting the PG assert threshold voltage.

To properly select the values of the R_{FB_PG(TOP)} and R_{FB_PG(BOTTOM)} resistors, see the *Adjusting the Factory-Programmed Current Limit* section for detailed explanation and calculation.

注 The $R_{FB_PG(TOP)}$ and $R_{FB_PG(BOTTOM)}$ resistor divider ratio sets the power-good assert threshold voltage between 85% to 95% of the V_{FB_PG} voltage for 60% and 80% of the nominal factory-programmed current limit.

If the current limit is set for 100% of the nominal factory-programmed current limit, the PG threshold range is not limited. A PG threshold greater than 80% is common for system where start-up inrush current must be minimized. Lower PG thresholds can be needed in systems with fast start-up time constraints.

Setting the PG threshold based off the V_{FB_PG} voltage sets the PG to assert when the output voltage reaches the corresponding percentage level of V_{FB_PG} because V_{FB_PG} is a scaled version of the output voltage. \boxtimes 8-8 shows the internal circuitry for both the FB_PG and PG pins.




図 8-8. Programmable Power-Good Threshold Simplified Schematic

The PG pin pullup resistor value must be between 10 k Ω and 100 k Ω . The lower limit of 10 k Ω results from the maximum pulldown strength of the power-good transistor, and the upper limit of 100 k Ω results from the maximum leakage current at the power-good node. If the pullup resistor is outside of this range, then the power-good signal can possibly not read a valid digital logic level.

The state of the PG signal is only valid when the FB_PG pin resistor divider network is set properly and the device is in normal operating mode.

8.1.6 Adjusting the Factory-Programmed Current Limit

The current limit is a brick-wall scheme and the factory-programmed current limit value can be programmed to a set of discrete value (100%, 80%, or 60% of the default value), as specified in the *Electrical Characteristics* table. This adjustment can be done by changing the input impedance of the FB_PG pin represented by the parallel resistance of $R_{FB_PG(TOP)} || R_{FB_PG(BOTTOM)}$. The FB_PG pin has dual functionality: adjusting the I_{CL} value and setting the power-good (PG) assert threshold.

Prior to start up, the input impedance of the FB_PG pin is sampled and the I_{CL} value is adjusted based on the input impedance.



注

The current limit programmability is dependent on the output voltage. For voltages below 0.4 V, the current limit cannot be programmed. For voltages between 0.4 V and 1.2 V, the current limit cannot be adjusted and is always set to 100%. Programmable Current Limit vs Output Voltage describes this behavior.


	Programmable Current Limit vs Output Voltage				
NOMINAL OUTPUT VOLTAGE (V)	R _{FB_PG(BOTTOM)} (kΩ)	R _{FB_PG(TOP)} (kΩ)	I _{CL} SETTING (%)		
	R _{FB_PG(BOTTOM)} = 0.2 V / 16 μA		100		
V _{OUT(nom)} ≥ 1.2 V	R _{FB_PG(BOTTOM)} = 0.2 V / 4 μA		80		
	R _{FB_PG(BOTTOM)} = 0.2 V / 2 μA	$(V_{OUT(nom)} / 0.2 V \times K - 1)$ with K = PG threshold (%V _{OUT})	60		
0.4 V ≤ V _{OUT(nom)} < 1.2 V	R _{FB_PG(BOTTOM)} = 0.2 V / 6 μA		100		
V _{OUT(nom)} < 0.4 V	N/A	N/A	N/A		

表 8-1 provides values for various output voltages using 1% resistors.

a 8-1. Programmable Current Limit voltage-Divider Current Settings				
NOMINAL OUTPUT VOLTAGE (V)	$R_{FB_{PG(BOTTOM)}}(k\Omega)$	R _{FB_PG(TOP)} (kΩ)	I _{CL} SETTING (%)	PG THRESHOLD (%)
	12.4	51.1	100	85
V _{OUT(nom)} = 1.2 V	49.9	205	80	85
	100	412	60	85
	12.4	187	100	95
V _{OUT(nom)} = 3.3 V	49.9	732	80	95
	100	1470	60	95
	12.4	287	100	95
V _{OUT(nom)} = 5.1 V	49.9	1150	80	95
	100	2320	60	95

表 8-1. Programmable Current Limit Voltage-Divider Current Settings

 \boxtimes 8-9 shows the different I_{CL} settings for a nominal 3.3-V output voltage.







8.1.7 Programmable Soft-Start and Noise-Reduction (NR/SS Pin)

The NR/SS pin is the input to the inverting terminal of the error amplifier, see the *Functional Block Diagram*. A resistor connected from this pin to GND sets the output voltage by the pin internal reference current $I_{NR/SS}$, $V_{OUT} = I_{NR/SS} \times R_{NR/SS}$. Connecting a capacitor from this pin to GND significantly reduces the output noise, limits the input inrush-current, and soft-starts the output voltage. Use the minimum value or larger capacitor from NR/SS to ground as listed in the *Electrical Characteristics* table and place the NR/SS capacitor as close to the NR/SS and GND pins of the device as possible.

The device features a programmable, monotonic, voltage-controlled, soft-start circuit that is set to work with an external capacitor ($C_{NR/SS}$). In addition to the soft-start feature, the $C_{NR/SS}$ capacitor also lowers the output voltage noise of the LDO. The soft-start feature can be used to eliminate power-up initialization problems. The controlled output voltage ramp also reduces peak inrush current during start up, minimizing start-up transients to the input power bus.

To achieve a monotonic start up, the device output voltage tracks the $V_{NR/SS}$ reference voltage until this reference reaches the set value (the set output voltage). The $V_{NR/SS}$ reference voltage is set by the $R_{NR/SS}$ resistor and, during start up, using a fast charging current (I_{FAST}_{SS}) in addition to the $I_{NR/SS}$ current, as shown in \boxtimes 8-10, to charge the $C_{NR/SS}$ capacitor.




図 8-10. Simplified Soft-Start Circuit

The 2.1-mA (typical) I_{FAST_SS} current and 150 µA (typical) $I_{NR/SS}$ current quickly charge $C_{NR/SS}$ until the voltage reaches approximately 93% of the set output voltage, then the I_{FAST_SS} current disengages and only the $I_{NR/SS}$ current continues to charge $C_{NR/SS}$ to the set output voltage level. If there is any error during start up or the output overshoot prevention circuit is triggered, the NR/SS discharge FET turns on, thus discharging the $C_{NR/SS}$ capacitor to protect both the LDO and the load.


The soft-start ramp time depends on the fast start-up (I_{FAST_SS}) charging current, the reference current ($I_{NR/SS}$), $C_{NR/SS}$ capacitor value, and the set (targeted) output voltage ($V_{OUT(target)}$). $\ddagger 3$ calculates the soft-start ramp time.

Soft-Start Time (
$$t_{SS}$$
) = ($V_{OUT(target)} \times C_{NR/SS}$) / ($I_{NR/SS} + I_{FAST_SS}$)

(3)



The I_{NR/SS} current is provided in the *Electrical Characteristics* table and has a value of 150 μ A (typical). The I_{FAST_SS} current has a value of 2 mA (typical) for V_{IN} > 2.5 V. 🗵 8-11 and 🗵 8-12 depict the I_{NR/SS} and I_{FAST_SS} current versus V_{IN} and temperature.



Because the error amplifier is always operating in unity-gain configuration, the output voltage noise can only be adjusted by increasing the $C_{NR/SS}$ capacitor. The $C_{NR/SS}$ capacitor and $R_{NR/SS}$ resistor form a low-pass filter (LPF) that filters out the noise from the $V_{NR/SS}$ voltage reference, thereby reducing the device noise floor. The LPF is a single-pole filter and \neq 4 calculates the LPF cutoff frequency. Increasing the $C_{NR/SS}$ capacitor can significantly lower output voltage noise; however, doing so greatly lengthens start-up time. For low-noise applications, use a 4.7- μ F $C_{NR/SS}$ for optimal noise and start-up time trade off.

Cutoff Frequency (f_{cutoff}) = 1 / (2 × π × $R_{NR/SS}$ × $C_{NR/SS}$)

The *Typical Characteristics* section illustrates the impact of the C_{NR/SS} capacitor on the LDO output voltage noise.

⊠ 8-13 illustrates the relationship, timing, and output voltage value during the start-up phase.

(4)






図 8-13. Relationship Between Threshold Voltage, Output Voltage, I_{FAST_SS}, and I_{NR/SS} During Start-Up

8.1.8 Inrush Current

Inrush current is defined as the current into the LDO at the IN pin during start up. Inrush current then consists primarily of the sum of load current and the current used to charge the output capacitor. This current is difficult to measure because the input capacitor must be removed. Operating without an input capacitor is not recommended because this capacitor is required for stability. However, \neq 5 can be used to estimate this current.

$$I_{\text{OUT}(t)} = \left[\frac{C_{\text{OUT}} \times dV_{\text{OUT}}(t)}{dt}\right] + \left[\frac{V_{\text{OUT}}(t)}{R_{\text{LOAD}}}\right]$$

where:

- V_{OUT}(t) is the instantaneous output voltage of the turn-on ramp
- dV_{OUT}(t) / dt is the slope of the V_{OUT} ramp
- R_{LOAD} is the resistive load impedance

As illustrated in \boxtimes 8-10, the external capacitor at the NR/SS pin (C_{NR/SS}) sets the output start-up time by setting the rise time of the V_{NR/SS} reference voltage.

Inrush current for a no-load condition is given in \boxtimes 6-37 to \boxtimes 6-40.

(5)



8.1.9 Optimizing Noise and PSRR


Noise can be generally defined as any unwanted signal combining with the desired signal (such as the regulated LDO output). Noise can easily be noticed in audio as a hissing or popping sound. Noise produced from an external circuit or the 50- to 60-hertz power-line noise (spikes), along with the harmonics, is an excellent representative of extrinsic noise. Intrinsic noise is produced by components within the device circuitry, such as resistors and transistors. The two dominating sources of intrinsic noise are the error amplifier and the internal reference voltage ($V_{NR/SS}$). Extrinsic noise, including the switching mode power-supply ac ripple voltage, coupled onto the input supply of the LDO is attenuated by the LDO power-supply rejection ratio, or PSRR. PSRR is a measurement of the noise attenuation from the input to the output of the LDO.

Optimize the intrinsic noise and PSRR by carefully selecting:

- C_{NR/SS} for the low-frequency range up to the device bandwidth
- C_{OUT} for the high-frequency range close to and higher than the device bandwidth
- Operating headroom, V_{IN} V_{OUT} (V_{DO}), mainly for the low-frequency range up to the device bandwidth, but also for higher frequencies to a lesser effect

These behaviors are described in the Typical Characteristics curves.

 \boxtimes 8-14 and \boxtimes 8-15 show the measured 10-Hz to 100-kHz RMS noise for a 3.3-V device output voltage with a 0.5-V headroom for different C_{NR/SS} and C_{OUT} capacitors and a 1-A load current. 表 8-2 lists the typical output noise for these capacitors.



V, C_{OUT} = 10 μF

 $V_{OUT} = 4.7 \ \mu F \parallel 4.7 \ \mu F \parallel 1.0 \ \mu F$

表 8-2. Typical Output Noise for 3.3-V _{OUT} vs	Curves, Court and Typical Start-Up Time
\mathbf{x} o-z. Typical Output Noise for \mathbf{x} . \mathbf{y}	ONR/SS, COUT, and Typical Start-Op Time

V_n (μV_{RMS}), 10-Hz to 100-kHz BW	C _{NR/SS} (μF)	C _{OUT} (μF)	START-UP TIME (ms)
0.98	1	10	3.73
0.62	2.2	10	6.21
0.46	4.7	10	13.97
0.42	10	10	28.21

PSRR can be viewed as being simply the ratio of the output capacitor impedance by the LDO output impedance. At low frequency, the output impedance is very low whereas the output impedance of the capacitor is high, resulting in high PSRR. As the frequency increases, the output capacitor impedance reduces and reaches a minima set by the ESR.

As shown in \boxtimes 8-14 and \boxtimes 8-15, and in order to achieve high PSRR at high frequencies, ensure that the output capacitor ESR and ESL are minimal. These figures compare the use of a single 10-µF output capacitor with a



(6)

4.7-µF || 4.7-µF || 1.0-µF implementation. Notice that below 200 kHz, there is no impact on performance but above 200 kHz, the PSRR improves by 5 dB to 7 dB.

Minimizing the ESR, ESL generated resonance point in the output capacitance allows for a smoother transition between the LDO active PSRR component to the passive PSRR of the capacitors.

8.1.10 Adjustable Operation

As shown in \boxtimes 8-16, the output voltage of the device can be set using a single external resistor (R_{NR/SS}). $\overrightarrow{\pi}$ 6 calculates the output voltage.

 $V_{OUT} = I_{NR/SS(NOM)} \times R_{NR/SS}$




図 8-16. Typical Circuit

 $ot\equiv$ 8-3 shows the recommended R_{NR/SS} resistor values to achieve several common rails using a standard 1%tolerance resistor.

TARGETED OUTPUT VOLTAGE (V)	R _{NR/SS} (kΩ)	CALCULATED OUTPUT VOLTAGE (V)
0.4	2.67	0.4005
0.5	3.32	0.498
0.6	4.02	0.603
0.7	4.64	0.696
0.8	5.36	0.804
0.9	6.04	0.906
1.0	6.65	0.9975
1.2	8.06	1.209
1.5	10.0	1.5
2.5	16.5	2.475
3.0	20.0	3.0
3.3	22.1	3.315
3.6	24.3	3.645
4.7	31.6	4.74
5.0	33.2	4.98

表 8-3. Recommended R _{NR/SS} Values
--

To avoid engaging the current limit during start-up with a large C_{OUT} capacitor, make sure that:

- 1. A minimum NR/SS capacitor of 1 µF is used
- 2. When the output capacitor is greater than 100 μ F, maintain a C_{OUT} to C_{NR/SS} ratio < 100

Because the set resistor is also placed on the NR/SS pin, consider using a thin-film resistor and provide enough resistor temperature drift to ensure the targeted accuracy.

8.1.11 Paralleling for Higher Output Current and Lower Noise

Achieving higher output current and lower noise is achievable by paralleling two or more LDOs. Implementation must be carefully planned out to optimize performance and minimize output current imbalance.

Because the TPS7A94 output voltage is set by a resistor driven by a current source, the NR/SS resistor and capacitor must be adjusted as per the following:

$R_{NR/SS_{parallel}} = V_{OUT_{TARGET}} / (n \times I_{NR/SS})$	(7)
$C_{NR/SS_{parallel}} = n \times C_{NR/SS_{single}}$	(8)

where:

FXAS

www.ti.com/ja-jp

INSTRUMENTS

- n is the number of LDOs in parallel
- I_{NR/SS} is the NR/SS current as provided in the data sheet *Electrical Characteristics* table
- C_{NR/SS}_single is the NR/SS capacitor for a single LDO

When connecting the input and NR/SS pin together, and with the LDO being a buffer, the current imbalance is only affected by the error offset voltage of the error amplifier. As such, the current imbalance can be expressed as:

$$\epsilon_{I} = V_{OS} \times 2 \times R_{BALLAST} / (R_{BALLAST}^{2} - \Delta R_{BALLAST}^{2})$$

where:

- ε_l is the current imbalance
- V_{OS} is the LDO error offset voltage
- R_{BALLAST} is the ballast resistor
- ΔR_{BALLAST} is the deviation of the ballast resistor value from the nominal value

With the typical offset voltage of 200 μ V, considering no error from the design of the PCB ballast resistor ($\Delta R_{BALLAST} = 0$) and a 100-mA maximum current imbalance, the ballast resistor must be 4 m Ω or greater; see \boxtimes 8-17.

Using the configuration described, the LDO output noise is reduced by:

 $e_{O_{parallel}} = (1 / \sqrt{n}) \times e_{O_{single}}$

where:

- n is the numbers of LDOs in parallel
- e_{O single} is the output noise density from a single LDO
- e_{O parallel} is the output noise density for the resulting parallel LDO

45

Submit Document Feedback



(9)

TPS7A94

(10)



In \boxtimes 8-17, the noise is reduced by 1 / $\sqrt{2}$.




図 8-17. Paralleling Multiple TPS7A94 Devices

8.1.12 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) and low equivalent series inductance (ESL) ceramic capacitors at the input, output, and noise-reduction pin. Multilayer ceramic capacitors have become the industry standard for these applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-rated, or better dielectric materials provide relatively good capacitive stability across temperature. The use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%, but at high V_{IN} and V_{OUT} conditions ($V_{IN} = 5.5$ V to $V_{OUT} = 5.0$ V), the derating can be greater than 50%, which must be taken into consideration.

The device requires input, output, and noise-reduction capacitors for proper operation of the LDO. Use the nominal or larger than the nominal input, and output capacitors as specified in the *Recommended Operating Conditions* table. Place input and output capacitors as close as possible to the corresponding pin and make the capacitor GND connections as close as possible to the device GND pin to minimize PCB loop inductance, thus reducing transient voltage spikes during a load step.

As illustrated in \boxtimes 8-15, multiple parallel capacitors can be used to lower the impedance present on the line. This capacitor counteracts input trace inductance, improves transient response, and reduces input ripple and noise. Using an output capacitor larger than the typical value can also improve the transient response.




8.1.13 Load Transient Response

注

For best transient response, use the nominal value or larger capacitor from OUT to ground as listed in the *Recommended Operating Conditions* table. Place the output capacitor as close to the OUT and GND pins of the device as possible.

For best transient response and to minimize input impedance, use the nominal value or larger capacitor from IN to ground as listed in the *Recommended Operating Conditions* table. Place the input capacitor as close to the IN and GND pins of the device as possible.

The load-step transient response is the LDO output voltage response to load current changes. There are two key transitions during a load transient response: the transition from a light to a heavy load, and the transition from a heavy to a light load. The regions shown in \boxtimes 8-18 are broken down in this section. Regions A, E, and H are where the output voltage is in steady-state regulation.



🛛 8-18. Load Transient Waveform

During transitions from a light load to a heavy load:

- The initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load:

- The initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing the sourcing current in combination with the load discharging the output capacitor (region G)

Transitions between current levels changes the internal power dissipation because the device is a high-current device (region D). The change in power dissipation changes the die temperature during these transitions, and leads to a slightly different voltage level. This temperature-dependent output voltage level shows up in the various load transient responses.

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

Copyright © 2023 Texas Instruments Incorporated



8.1.14 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. \pm 11 calculates P_D:

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{IN}}) \times \mathsf{I}_{\mathsf{OUT}}$$

(11)

注

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The primary heat conduction path for the package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The power dissipation by the device determines the junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance $(R_{\theta JA})$ of the combined PCB and device package and the temperature of the ambient air (T_A) , according to $\neq 12$. This equation is rearranged for output current in $\neq 13$.

$$T_{\rm J} = T_{\rm A} = (R_{\rm \theta JA} \times P_{\rm D}) \tag{12}$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(13)

This thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the DSC package junction-to-case (bottom) thermal resistance ($R_{\theta JCbot}$) plus the thermal resistance contribution by the PCB copper.

8.1.15 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are used in accordance with \neq 14 and are given in the *Thermal Information* table.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$
(14)

where:


- P_D is the power dissipated as explained in the *Power Dissipation (P_D)* section
- T_T is the temperature at the center-top of the device package
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge



8.1.16 TPS7A94EVM-046 Thermal Analysis


The TPS7A94EVM-046 EVM was used to develop the TPS7A9401DRC thermal model. The DRC package is a 3-mm × 3-mm, 10-pin VQFN with 25-µm plating on each via. The EVM is a 2.85-inch × 3.35-inch (72.39 mm × 85.09 mm) PCB comprised of four layers. $\frac{1}{5}$ 8-4 lists the layer stackup for the EVM. $\boxed{2}$ 8-19 to $\boxed{2}$ 8-23 illustrate the various layer details for the EVM.

表 8-4. TPS7A94EVM-046 PCB Stackup				
LAYER	NAME	MATERIAL	THICKNESS (mil)	
1	Top overlay	_	—	
2	Top solder	Solder resist	0.4	
3	Top layer	Copper	2.8	
4	Dielectric 1	FR-4 high Tg	10	
5	Mid layer 1	Copper	2.8	
6	Dielectric 2	FR-4 high Tg	30	
7	Mid layer 2	Copper	2.8	
8	Dielectric 3	FR-4 high Tg	10	
9	Bottom layer	Copper	2.8	
10	Bottom solder	Solder resist	0.4	





TPS7A94 JAJSMN7C – SEPTEMBER 2021 – REVISED JUNE 2023






⊠ 8-24 to ⊠ 8-26 show the thermal gradient on the PCB and device that results when a 1-W power dissipation is used through the pass transistor with a 25°C ambient temperature. ₹ 8-5 shows thermal simulation data for the TPS7A94EVM-046.

DUT	R _{θJA} (°C/W)	Ψ _{JB} (°C/W)	Ψ _{JT} (°C/W)
TPS7A94EVM-046	25.6	11.5	0.3







8.2 Typical Application




図 8-28. Typical Application Circuit With Added Pi-Filter



8.2.1 Design Requirements

 \pm 8-6 lists the required application parameters for this design example.

PARAMETER	DESIGN REQUIREMENT	
Input voltage	$V_{IN} \ge 5$ V, ±3%, provided by the dc/dc converter switching at 1 MHz	
Output voltage	3.3 V, ±1%	
Output current	500 mA (maximum), 300 mA (minimum)	
Current limit	750 mA	
PG threshold	95%	
Targeted spectral noise	Targeted noise compliance mask Zone 1 (10 Hz to 100 Hz): Spectral noise ≤ 100 nV/√Hz Zone 2 (100 Hz to 1 kHz): Spectral noise ≤ 10 nV/√Hz Zone 3 (> 1 kHz): Spectral noise ≤ 3 nV/√Hz	
PSRR at 1 MHz	> 50 dB at max load current	
Start-up environment	Device to be enabled when $V_{IN} \ge 80\% \times V_{IN_{Target}}$ Device to be disabled when $V_{IN} < 80\% \times V_{IN_{Target}}$ Start-up time < 25 ms	

表 8-6. Design Parameters

8.2.2 Detailed Design Procedure

In this design example, the device is powered by a dc/dc convertor switching at 1 MHz. The load requires a 3.3-V clean rail with the spectral noise mask versus frequency shown in \boxtimes 8-29 and a maximum load of 500 mA. The typical 10-µF input and output capacitors and 4.7-µF NR/SS capacitors are used to achieve a good balance between fast start-up time and excellent noise and PSRR performance.




図 8-29. Noise Compliance Mask


The output voltage is set using a 22.1-k Ω , thin-film resistor value calculated as described in the *Adjustable Operation* section. To set the current limit to a value close to the 750 mA required by the application, and to set the PG threshold to 95%, use $\gtrsim 8-1$ to set the R_{FB_PG} top and bottom resistors values at 1.47 M Ω and 100 k Ω , respectively.

Setting R_B to 100 k Ω and using a 4-V V_{ON} and \neq 1 provide the R_T value of 226 k Ω . V_{OFF} is calculated with \neq 2 to be 3.5 V.




 \boxtimes 8-30 shows that the device meets all design noise requirements except for the noise peaking at 900 kHz. However, this noise peaking can be easily attenuated to the required noise level by means of a pi-filter positioned after the LDO. \boxtimes 8-31 shows that this design is very close to the PSRR level at 1 MHz and can require more margin. Fortunately, both requirements are easily achieved by inserting a pi-filter consisting of a ferrite bead and a small capacitor beyond the LDO and before the load; see \boxtimes 8-28.

The ferrite bead was selected to have a very small dc resistance of less than 50 m Ω , 1 A of current rating, and a relatively small footprint. The added pi-filter components have almost no impact on the LDO accuracy performance and no significant increase in the design total cost.



8.2.3 Application Curves

☑ 8-32 and ☑ 8-33 show the design noise and PSRR performance after inserting the pi-filter.



8.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply ranging from 1.7 V to 5.7 V. Ensure that the input voltage range provides adequate operational headroom for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, use additional input capacitors with low ESR and increase the operating headroom to achieve the desired output noise, PSRR, and load transient performance.

8.4 Layout

8.4.1 Layout Guidelines

8.4.1.1 Board Layout

For good thermal performance, connect the thermal pad to a large-area GND plane.

Kelvin connects the SNS pin through a low-impedance connection to the output capacitor and load for optimal transient performance. Do not float this pin.



Connect the GND pin to the device thermal pad and connect both this pin and the thermal pad to the ground on the board through a low-impedance connection.

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. To avoid negative system performance, do not use vias or long traces to the input and output capacitors. The grounding and layout scheme described in 🛛 8-34 minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

To improve performance, use a ground reference plane, either embedded in the printed circuit board (PCB) or placed on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

TOP View COUT CIN **GND** Plane IN OUT IN OUT \bigcirc OUT IN ۲ EN UV SNS ۲ Thermal vias NR/SS PG PG C_{NR/S} \bigcirc R_{NR/SS} FB PG GND RFB_PG(TOP GND Plane OUT ۲

8.4.1.2 Layout Example





9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS7A94. 表 9-1 shows the summary information for this fixture.

表 9-1. Design Kits and Evaluation Modules

NAME	LITERATURE NUMBER
TPS7A94EVM-046 evaluation module	SBVU070

The EVM can be requested at the Texas Instruments web site through the TPS7A94 product folder.

9.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS7A94 is available through the TPS7A94 product folder under *simulation models*.

9.1.2 Device Nomenclature

表 9-2. Ordering Information⁽¹⁾

PRODUCT	DESCRIPTION
	yyy is the package designator. z is the package quantity.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS3702 High-Accuracy, Overvoltage and Undervoltage Monitor data sheet
- Texas Instruments, TPS7A94EVM-046 Evaluation Module user guide
- Texas Instruments, *High-Current, Low-Noise Parallel LDO* reference design

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。



9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10.1 Mechanical Data


DSC0010J



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.
This drawing is subject to change without notice.
The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




DSC0010J

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

www.ti.com


DSC0010J



EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A9401DSCR	ACTIVE	WSON	DSC	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7A9401	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A9401DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A9401DSCR	WSON	DSC	10	3000	367.0	367.0	35.0

重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated