

**TPS7C84-Q1** JAJSVD1 - SEPTEMBER 2024

# TPS7C84-Q1 車載用、150mA、40V、可変低ドロップアウト レギュレータ、パ ワーグッド付き

# 1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
  - 温度グレード 1:-40℃~+125℃、T<sub>Δ</sub>
  - 接合部温度:-40°C~+150°C、T」
- 幅広い入力電圧範囲:
  - V<sub>IN</sub> 範囲:2.1V~40V
- 広い出力電圧範囲 (V<sub>OUT</sub>):
  - 固定オプション:3.3V、5.0V
  - 可変オプション:1.2V~39V
- 出力電流:最大 150mA
- V<sub>OUT</sub> 精度:
  - ±1% (ライン、負荷、温度の全範囲)
- 静止電流 (I<sub>O</sub>):50µA (標準値)
- 低いドロップアウト:480mV (標準値)
- オープンドレインのパワー グッド出力
- 出力電流制限とサーマル シャットダウン
- 幅広いセラミック出力コンデンサの値全体で安定:
  - C<sub>OUT</sub> 範囲: 1μF~100μF
  - ESR 範囲:0Ω~2Ω
- パッケージ オプション:
  - D (8ピン SOIC)
  - DRB (8ピン VSON)

# 2 アプリケーション

- トラクション インバータ
- 車体制御モジュール (BCM)
- オンボードチャージャ
- テレマティクス制御

# 3 概要

TPS7C84-Q1 は入力範囲の広い低ドロップアウトのレギ ュレータ (LDO) で、2.1V~40V の入力電圧範囲と、最大 **150mA** の負荷電流に対応しています。**TPS7C84-Q1** は、固定出力または可変出力のいずれかを出力します。 固定出力オプションには 3.3V および 5V があります。ま たは、可変デバイスでは出力を 1.2V~39V に設定しま


このデバイスは、フィードバックピンの電圧を監視して出 力電圧のステータスを表示するパワーグッド (PG) 出力を 備えています。EN 入力および PG 出力を使用して、シス テムの複数の電源をシーケンシングできます。

TPS7C84-Q1 は、最大 40V の V<sub>IN</sub> バッテリ接続アプリケ ーション向けに設計されています。このデバイスは、出力 電圧範囲が非常に広いため、マイコンや CAN/LIN (コント ローラエリアネットワーク/ローカル相互接続ネットワーク) トランシーバの電源として設計されています。ゲートドライ バのバイアス電源も供給するように設計されています。


# パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
TPS7C84-Q1	D (SOIC, 8)	4.9mm × 6 mm

- 詳細については、「メカニカル、パッケージ、および注文情報」を参 昭してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



ドロップアウト電圧 vs 温度



代表的なアプリケーション回路



# **Table of Contents**

1 特長	1	6.4 Device Functional Modes	15
2 アプリケーション		7 Application and Implementation	16
3 概要		7.1 Application Information	16
4 Pin Configuration and Functions		7.2 Typical Application	18
5 Specifications		7.3 Power Supply Recommendations	<mark>2</mark> 1
5.1 Absolute Maximum Ratings		7.4 Layout	21
5.2 ESD Ratings		8 Device and Documentation Support	<mark>22</mark>
5.3 Recommended Operating Conditions		8.1 Device Support	22
5.4 Thermal Information		8.2ドキュメントの更新通知を受け取る方法	22
5.5 Electrical Characteristics		8.3 サポート・リソース	22
5.6 Timing Requirements		8.4 Trademarks	
5.7 Typical Characteristics		8.5 静電気放電に関する注意事項	
6 Detailed Description		8.6 用語集	
6.1 Overview		9 Revision History	
6.2 Functional Block Diagrams		10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	23
•			



# **4 Pin Configuration and Functions**




図 4-1. D Package, 8-Pin SOIC (Top View)

# 表 4-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION		
NAME	NO.	I TPE\"	DESCRIPTION		
EN	7	I	Enable pin. The device is disabled when the enable pin becomes lower than the enable logic input low level ( $V_{\rm IL}$ ). To make sure the device is enabled, drive the EN pin above the logic high level ( $V_{\rm IH}$ ). Do not leave this pin floating because this pin is high impedance. If this pin is left floating, the pin state becomes undefined and the device potentially enables or disables.		
FB/NC	2	I	This pin is a feedback pin when using an external resistor divider or an NC pin when using the device with a fixed output voltage. When using the adjustable device, connect this pin through a resistor divider to the output for the device to function. See the <i>Feedback Resistor Selection</i> section for more information. If using a fixed output, leave this pin floating or connected to GND.		
GND	5	_	Ground		
IN	8	I	Input power-supply voltage pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground. See the Recommended Operating Conditions table and the Input and Output Capacitor Requirements section. Place the input capacitor as close to the input of the device as possible.		
NC	3, 4	_	No internal connection. Leave this pin floating or tied to GND for best thermal performance.		
OUT	1	0	Regulated output voltage pin. A capacitor is required from OUT to GND for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to GND <sup>(2)</sup> . Place the output capacitor as close to the device output as possible. See the <i>Input and Output Capacitor Requirements</i> section for more details.		
PG	6	0	Active-high, open-drain power-good output. This pin goes low when $V_{OUT}$ drops by 69 of the nominal value. The power-good feature is functional when the device is enabled ( $V_{EN} > V_{IH}$ ).		

<sup>(1)</sup> I = input; O = output.

<sup>(2)</sup> Make sure the nominal output capacitance is greater than 1μF. Throughout this document, the nominal derating on these capacitors is 50%. Verify that the effective capacitance at the pin is greater than 1μF.



# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
IN	Continuous input voltage	-0.3	42	
OUT	Output voltage	-0.3	39	
EN	EN input voltage	-0.3	42	V
PG	PG comparator output voltage <sup>(2)</sup>	-0.3	42	
FB	FEEDBACK input voltage	-0.3	5	
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

(2) Can exceed input supply voltage.

# 5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±3000	
V <sub>(ESD)</sub> Electrostatic discharge			±1000	V	
		Corner pins	±1000	·	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordancewith the ANSI/ESDA/JEDEC JS-001 specification.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

4

Product Folder Links: TPS7C84-Q1



# 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	2.1		40	V
V <sub>EN</sub>	Enable voltage	0		40	V
V <sub>OUT</sub>	Output voltage	1.2		39	V
I <sub>OUT</sub>	Output current	0		150	mA
C <sub>OUT</sub>	Output capacitor <sup>(1)</sup>	1	2.2	100	μF
C <sub>OUT</sub> ESR	Output capacitor ESR	0		2	Ω
C <sub>IN</sub>	Input capacitor		1		μF
C <sub>FF</sub>	Feed-forward capacitor (optional <sup>(2)</sup> , for adjustable device only)		10		pF
I <sub>FB_DIVIDER</sub>	Feedback divider current <sup>(2)</sup> (adjustable device only)	12			μΑ
TJ	Junction temperature	-40		150	°C

<sup>(1)</sup> Effective output capacitance of 0.5µF minimum required for stability.

#### 5.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup> (2)	D	LINUT
	I THERMAL METRIC	8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	67.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	70.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	18.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	69.8	°C/W

<sup>(1)</sup> The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.

#### 5.5 Electrical Characteristics

at  $V_{IN}$  =  $V_{OUT}$  (nominal) + 1V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2 $\mu$ F,  $V_{EN}$   $\geq$  2V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V	Output voltage accuracy	$V_{IN} = [V_{OUT(NOM)} + 1V]$ to 40V, $I_{OUT} =$	25°C	-0.5		0.5	%
V <sub>OUT</sub>	Output voltage accuracy	100μA to 150mÁ	–40°C to 150°C	<b>–1</b>		1	70
$\Delta V_{OUT(\Delta}$ VIN)	Line regulation	V <sub>IN</sub> = [V <sub>OUT(NOM)</sub> + 1V] to 40V				0.2	%/V
$\Delta V_{OUT(\Delta}$	Load regulation	I <sub>OUT</sub> = 100 μA to 150mA				0.2	%
	Dropout voltage	V <sub>IN</sub> = 2.1V, I <sub>OUT</sub> = 150mA	-40°C to 150°C		480	900	
V <sub>DO</sub>		V <sub>IN</sub> = 3.5V, I <sub>OUT</sub> = 150mA			450	600	mV
V DO		V <sub>IN</sub> =V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 150mA				620	
		V <sub>IN</sub> =V <sub>OUT</sub> = 5V, I <sub>OUT</sub> = 150mA				550	
I.	Quiescent current	I <sub>OUT</sub> = 100μA			50	68	μA
l <sub>Q</sub>	Quiescent current	I <sub>OUT</sub> = 150mA				3.2	mA
	Shutdown supply current	V < 0.7V V < 40V V = 0V	25°C		4	6	
ISHUTDOWN	(I <sub>GND</sub> )	$V_{EN} \le 0.7V, V_{IN} \le 40V, V_{OUT} = 0V$	–40°C to 150°C			7.5	μA

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

5

<sup>(2)</sup> C<sub>FF</sub> required for stability if the feedback divider current < 12μA. Feedback divider current = V<sub>OUT</sub> / (R<sub>1</sub> + R<sub>2</sub>). See the Feed-Forward Capacitor (C<sub>FF</sub>) section for details.

<sup>(2)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



# 5.5 Electrical Characteristics (続き)

at  $V_{IN}$  =  $V_{OUT}$  (nominal) + 1V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2 $\mu$ F,  $V_{EN}$   $\geq$  2V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	UVLO V <sub>IN</sub> rising	I <sub>OUT</sub> = 100μA		1.8	1.9	2.0	V
UVLO	UVLO V <sub>IN</sub> falling	I <sub>OUT</sub> = 100μA	_40°C to 150°C	1.7	1.8	1.9	V
	Hysteresis	I <sub>OUT</sub> = 100μA			100		mV
I <sub>CL</sub>	Current limit	V <sub>OUT</sub> = 0V		165	225	280	mA
V <sub>n</sub>	Output noise (RMS), 10Hz to 100KHz	C <sub>OUT</sub> = 1µF (5V only)	25°C		265		μV
PSRR	Power supply ripple rejection	$V_{\text{IN}}$ - $V_{\text{OUT}}$ = 1V, frequency = 100Hz, $I_{\text{OUT}}$ = 5mA	25°C		80		dB
	FEEDBACK bias current		25°C		5	10	nA
I <sub>FB</sub>			–40°C to 150°C			15	
V	PG pin low level output	V <sub>IN</sub> ≥ 2V, I <sub>OI</sub> = 400μA	25°C		180	250	mV
$V_{PG(OL)}$	voltage	VIN = 2V, IOL - 400μA	–40°C to 150°C			350	IIIV
V <sub>PG(TH,RISI</sub>	V <sub>OUT</sub> rising		-40°C to 150°C			97	
V <sub>PG(TH,FALL</sub>	V <sub>OUT</sub> falling		40 C to 130 C	92			%V <sub>OUT</sub>
V <sub>PG(HYST)</sub>	Hysteresis		25°C		2		
V <sub>IL</sub>	Enable logic input low level	Low (regulator OFF)	-40°C to 150°C			0.7	V
V <sub>IH</sub>	Enable logic input high level	High (regulator ON)		1.9			V
I <sub>EN</sub>	EN pin current	V <sub>EN</sub> = 40V	-40°C to 150°C			1	μA

# **5.6 Timing Requirements**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PGDH</sub>	PG delay time rising, time from 92% V <sub>OUT</sub> to 20% of PG <sup>(1)</sup>		40		μs
t <sub>PGDL</sub>	PG delay time falling, time from 90% V <sub>OUT</sub> to 80% of PG <sup>(1)</sup>		10		μs

(1) Output Overdrive = 10%


資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



# **5.7 Typical Characteristics**

at  $V_{IN}$  =  $V_{OUT}$  (nominal) + 1V,  $I_{OUT}$  = 100 $\mu$ A,  $C_{OUT}$  = 2.2 $\mu$ F, and  $V_{EN}$   $\geq$  2V (unless otherwise noted)





at  $V_{IN} = V_{OUT}$  (nominal) + 1V,  $I_{OUT} = 100\mu A$ ,  $C_{OUT} = 2.2\mu F$ , and  $V_{EN} \ge 2V$  (unless otherwise noted)







図 5-7. Quiescent Current vs Input Voltage (I<sub>OUT</sub> = 1mA)



 $V_{IN}$  = 6V,  $V_{OUT}$  = 5V







 $V_{OUT} = 5V$ 

図 5-8. Quiescent Current vs Input Voltage (IOUT = 150mA)




図 5-10. Quiescent Current vs Temperature (I<sub>OUT</sub> = 100µA)







図 5-12. Dropout Voltage vs Temperature

☑ 5-11. Short-Circuit Current vs Temperature




at  $V_{IN}$  =  $V_{OUT}$  (nominal) + 1V,  $I_{OUT}$  = 100 $\mu$ A,  $C_{OUT}$  = 2.2 $\mu$ F, and  $V_{EN}$   $\geq$  2V (unless otherwise noted)






at  $V_{IN}$  =  $V_{OUT}$  (nominal) + 1V,  $I_{OUT}$  = 100 $\mu$ A,  $C_{OUT}$  = 2.2 $\mu$ F, and  $V_{EN}$   $\geq$  2V (unless otherwise noted)





at  $V_{IN} = V_{OUT}$  (nominal) + 1V,  $I_{OUT} = 100\mu A$ ,  $C_{OUT} = 2.2\mu F$ , and  $V_{EN} \ge 2V$  (unless otherwise noted)





# **6 Detailed Description**

### 6.1 Overview

The TPS7C84-Q1 is a low-dropout linear regulator (LDO) designed to connect to the battery in automotive applications. The device accommodates a wide input supply voltage range up to 40V. The TPS7C84-Q1 is available in 3.3V and 5V fixed output voltages. Alternatively, by connecting the FB pin to an external resistor divider, the output is able to be set to any value between 1.2V to 39V.

The TPS7C84-Q1 has a power-good output (PG) that monitors the voltage at the feedback pin to indicate the status of the output voltage. The EN input and PG output are used for sequencing multiple power supplies in the system. The TPS7C84-Q1 is stable with small ceramic output capacitors, allowing for a small overall solution size. This device has an output tolerance of 1% across line, load, and temperature variation and is capable of delivering 150mA of continuous load current. This device includes integrated thermal shutdown, current limit, and undervoltage lockout (UVLO) features. This device delivers excellent line and load transient performance. The operating junction temperature range of the device is from  $-40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ .

## 6.2 Functional Block Diagrams




図 6-1. Adjustable Output Block Diagram

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated






図 6-2. Fixed Output Block Diagram



### **6.3 Feature Description**

#### 6.3.1 Output Enable

The EN pin for the device is an active-high pin. The output voltage is enabled when the EN pin voltage is greater than the high-level input voltage of the EN pin. Conversely, the output voltage is disabled when the EN pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the EN pin to the device input voltage.

#### 6.3.2 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as  $V_{IN} - V_{OUT}$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $V_{IN}$  is the input voltage,  $V_{OUT}$  is the output voltage, and  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. At this operating point, the pass transistor is driven fully on. Dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage where the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

#### 6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I<sub>CL</sub>). I<sub>CL</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

6-3 shows a diagram of the current limit.




図 6-3. Current Limit

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



#### 6.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage. This circuit allows for a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

#### 6.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short. Thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is high from large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the device internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 6.4 Device Functional Modes

#### 6.4.1 Shutdown Mode

Place this device in shutdown mode with a logic low at the EN pin. Return the logic level high to restore operation or tie EN to  $V_{IN}$  if this mode is not used.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

15



# 7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

#### 7.1.1 Reverse Current

Excessive reverse current potentially damages this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current occur are outlined in this section, all of which potentially exceed the absolute maximum rating of  $V_{OUT} \le V_{IN} + 0.3V$ .

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

7-1 shows one approach for protecting the device.




図 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

### 7.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5\Omega$ . Use a higher value capacitor if large, fast rise-time load or line transients are anticipated. Additionally, use a higher-value capacitor if the device is located several inches from the input power source.

Dynamic performance of the device is improved by using an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

#### 7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends using psi  $(\Psi)$  thermal metrics to estimate the linear regulator junction temperatures when in-circuit on a typical PCB board application. These metrics are not thermal resistance

Copyright © 2024 Texas Instruments Incorporated



parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter ( $\psi_{JT}$ ) and junction-to-board characterization parameter ( $\psi_{JB}$ ). These parameters provide two methods for calculating the junction temperature ( $T_J$ ), as described in the following equations. Use the junction-to-top characterization parameter ( $\psi_{JT}$ ) with the temperature at the center-top of device package ( $T_T$ ) to calculate the junction temperature. Use the junction-to-board characterization parameter ( $\psi_{JB}$ ) with the printed circuit board (PCB) surface temperature 1mm from the device package ( $T_B$ ) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{2}$$

where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{3}$$

where:

 T<sub>B</sub> is the PCB surface temperature measured 1mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use the metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

#### 7.1.4 Power Dissipation ( $P_D$ )

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the PCB, and correct sizing of the thermal plane. Make sure the PCB area around the regulator has few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

$$\tag{4}$$

注

Power dissipation is minimized, and therefore greater efficiency achieved, by correct selection of the system voltage rails. For the lowest power dissipation, use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. Make sure this pad area contains an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. Power dissipation and junction temperature are most often related by the  $R_{\theta JA}$  of the combined PCB and device package and the  $T_A$ .  $R_{\theta JA}$  is the junction-to-ambient thermal resistance and  $T_A$  is the temperature of the ambient air. The following equation describes this relationship.

$$T_{J} = T_{A} + (R_{\theta,JA} \times P_{D}) \tag{5}$$

Thermal resistance  $(R_{\theta JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design. This resistance therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



JEDEC standard PCB and copper-spreading area.  $R_{\theta,IA}$  is used as a relative measure of package thermal performance.

### 7.2 Typical Application

☑ 7-2 shows a typical application circuit for the TPS7C84-Q1. Use different values of external components, depending on the end application. If needed, use a larger output capacitor during fast load steps to prevent a reset from occurring. Use a low-ESR ceramic capacitor with an X5R or X7R dielectric.




図 7-2. Typical Application Schematic for the TPS7C84-Q1

### 7.2.1 Design Requirements

表 7-1 summarizes the design requirements for 図 7-2.

表 7-1. Design Parameters

PARAMETER	VALUE
Input voltage range	6V to 40V
Output voltage	5V
Output current	150mA
Output capacitor	1µF

### 7.2.1.1 Recommended Capacitor Types

#### 7.2.1.1.1 Recommended Capacitors

The TPS7C84-Q1 requires an output capacitor of at least 1µF for stability and an equivalent series resistance (ESR) between  $0\Omega$  and  $2\Omega$ . Without the output capacitor, the regulator oscillates. For best transient performance, use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and ESR over temperature. When choosing a capacitor for a specific application, be mindful of the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitor is 100µF. An input capacitor is not required for stability. However, good analog practice is to connect a capacitor (500nF or higher) between the GND and IN pins. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has high impedance over a large range of frequencies, use several input capacitors in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast rise-time load transients are anticipated, or if the device is located several inches from the input power source.

Product Folder Links: TPS7C84-Q1

#### 7.2.2 Detailed Design Procedure

### 7.2.2.1 Feedback Resistor Selection

 $V_{OUT}$  is set by the external feedback resistors  $R_1$  and  $R_2$ , according to the following equation:

Copyright © 2024 Texas Instruments Incorporated



$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \tag{6}$$

In this equation,  $V_{FB}$  is the FB pin current error term. To ignore  $V_{FB}$  in this equation, set the feedback divider current to 100 times the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le \frac{V_{OUT}}{(I_{FB} \times 100)}$$
 (7)

#### 7.2.2.2 Feedforward Capacitor

Connect a feedforward capacitor ( $C_{FF}$ ) between the OUT pin and the FB pin.  $C_{FF}$  improves transient, noise, and PSRR performance. If a higher capacitance  $C_{FF}$  is used, the start-up time increases. For a detailed description of the  $C_{FF}$  tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

As shown in  $\boxtimes$  7-3, poor layout practices and using long traces at the FB pin results in the formation of a parasitic capacitor ( $C_{FB}$ ).




図 7-3. Formation of a Parasitic Capacitor at the FB Pin

 $C_{FB}$ , along with the feedback resistors  $R_1$  and  $R_2$  potentially results in the formation of an uncompensated pole in the transfer function of the loop gain. A  $C_{FB}$  value as small as 6pF potentially causes the parasitic pole frequency, given by  $\not \equiv 8$ , to fall within the LDO bandwidth and result in instability.

$$f_{P} = \frac{1}{(2 \times \pi \times C_{FB} \times (R_{1} \parallel R_{2}))}$$
(8)

Adding a feedforward capacitor ( $C_{FF}$ ) creates a zero in the loop gain transfer function that compensates for the parasitic pole created by  $C_{FB}$ .  $\boxtimes$  7-4 shows this compensation.  $\precsim$  9 and  $\precsim$  10 calculate the pole and zero frequencies.




図 7-4. A Feedforward Capacitor Compensates the Effects of the Parasitic Capacitor

$$f_{P} = \frac{1}{(2 \times \pi \times (R_{1} \parallel R_{2}) \times (C_{FF} + C_{FB}))}$$
(9)


$$f_{Z} = \frac{1}{(2 \times \pi \times C_{FF} \times R_{1})} \tag{10}$$

The  $C_{FF}$  value that makes  $f_P$  equal to  $f_Z$  depends on the values of  $C_{FB}$  and the feedback resistors used in the application. This  $C_{FF}$  value also results in a pole-zero cancellation. Alternatively, if the feedforward capacitor is selected so that  $C_{FF} \gg C_{FB}$ , then the pole and zero frequencies from  $\pm$  9 and  $\pm$  10 are related as:

$$\frac{f_p}{f_z} \cong \left(1 + \frac{R_1}{R_2}\right) = \frac{V_{OUT}}{V_{FR}} \tag{11}$$

In most applications, particularly where a 3.3V or 5V  $V_{OUT}$  is generated, this ratio is not very large. Thus implying that the frequencies are located close to each other and therefore the parasitic pole is compensated. A  $C_{FF}$  value of approximately  $100pF \le C_{FF} \le 10nF$  typically helps prevent instability caused by the parasitic capacitance on the feedback node. This  $C_{FF}$  range helps even for large  $V_{OUT}$  values, where this ratio is potentially as large as 20.

### 7.2.3 Application Curve



 $V_{OUT}$  = 5V,  $C_L$  = 1 $\mu F$ 

🗵 7-5. Load Transient Response vs Time

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



# 7.3 Power Supply Recommendations

Limit maximum input voltage to 30V for proper operation. Place input and output capacitors as close to the device as possible to take advantage of the high-frequency, noise-filtering properties.

### 7.4 Layout

#### 7.4.1 Layout Guidelines

- Verify that the traces on the input and outputs of the device are wide enough to handle the desired currents. For this device, use a larger output trace to accommodate the larger available current.
- Place input and output capacitors as close to the device as possible to take advantage of the high-frequency, noise-filtering properties.

### 7.4.2 Layout Example




図 7-6. SOIC (D) Package Adjusable Output



# 8 Device and Documentation Support

- 8.1 Device Support
- 8.1.1 Development Support
- 8.1.2 Device Nomenclature

#### 表 8-1. Device Nomenclature

PRODUCT <sup>(1)</sup>	V <sub>OUT</sub>
TPS7C84xxQ <i>yyy</i> zQ1	<ul> <li>xx is the nominal output voltage (for example, 50 = 5.0V, 33 = 3.3V).</li> <li>Q indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard.</li> <li>yyy is the package designator.</li> <li>z is the reel quantity.</li> <li>Q1 indicates that this device is an automotive grade (AEC-Q100) device.</li> </ul>
TPS7C84 <b>01</b> Q <i>yyyz</i> Q1	01 indicates that this device is the adjustable option. Q indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard yyy is the package designator. z is the reel quantity. Q1 indicates that this device is an automotive grade (AEC-Q100) device.

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 8.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

## 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES					
September 2024	*	Initial Release					

Product Folder Links: TPS7C84-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

23

Product Folder Links: TPS7C84-Q1 English Data Sheet: SLVSI35

# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 18-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS7C8401QDRQ1	ACTIVE	SOIC	D	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS7C8401QDRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8401D	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 18-Dec-2024

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Dec-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7C8401QDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 19-Dec-2024



### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPS7C8401QDRQ1	SOIC	D	8	3000	340.5	338.1	20.6	



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated