

# Two-String LED Driver with I<sup>2</sup>C OTP ROM Current Trim

Check for Samples: TPS92660

#### **FEATURES**

- Input Voltage: Up to 80 V
- Two-Output LED Current Controller
- LED Currents Trimmed Through One-Time Programmable (OTP) ROM with I<sup>2</sup>C Interface
- Adjustable SADJ and LADJ Pins for PWM Dimming of Each LED String
- Input Undervoltage Lockout and Output Overvoltage Protection
- Enable On/Off
- Accurate 3.0-V Reference Voltage
- > 95% Efficiency
- Thermal Shutdown Protection
- 20-pin TSSOP Exposed Pad Package

#### **APPLICATIONS**

- Professional Lighting
- Industrial and Commercial Lighting
- General Illumination


#### DESCRIPTION

The TPS92660 is a two-output LED driver with one time programmable (OTP) ROM and I<sup>2</sup>C interface for LED current trim. The current trim provides a way for LED fixture manufacturers to produce LED lighting fixtures at a consistent lumen output without binning LEDs.

One output of the device is a non-synchronous buck controller which is used to regulate current of higher power white LEDs. The other output of the device is a linear regulator controller which is used to regulate current of lower power red LEDs. The TPS92660 is used for applications of controlled CCT (correlated color temperature) LED lights by mixing white LEDs with red LEDs.

This device is available in a 20-pin, TSSOP exposed pad package.

#### TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

SLUSBC2 -APRIL 2013 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ORDERING INFORMATION(1) (2)

TJ	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM ORDER QUANTITY
-40°C to 125°C	TCCOD avenaged and	TPS92660PWP	20	Tube	73
	TSSOP exposed pad	TPS92660PWPR	20	Tape and Reel	2500

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the TI website at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

		VALU	VALUE	
		MIN	MAX	UNIT
Supply voltage	VCC	-0.3	14	
(2)	VIN, UVLO/EN	-0.3	80	
	BOOT to SW	-0.3	14	
	SADJ, LADJ, RON, VO, COMP, CS, LNCS	-0.3	6	V
Input voltage range <sup>(2)</sup>	SW	-2.0	80	
	воот	-0.3	90	
	SVDD, SCL, SDA	-0.3	5.5	
Electronic Co. Posteron	Human body model (HBM) QSS 009-105 (JESD22-A114A)		2000	V
Electrostatic discharge	BOOT -0.3  SVDD, SCL, SDA -0.3  Human body model (HBM) QSS 009-105 (JESD22-A114A)  Charged device model (CDM) QSS 009-147 (JESD22-C101B.01)	750		
Junction temperature rai	nge, T <sub>J</sub> <sup>(3)</sup>		165	°C
Storage temperature ran	ige, T <sub>stg</sub>	-55	150	
Lead temperature range	, soldering, 10 s		260	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

<sup>(3)</sup> Maximum junction temperature is internally limited

#### THERMAL INFORMATION

		TPS92660	
	THERMAL METRIC <sup>(1)</sup>	TSSOP exposed pad (PWP)	UNITS
		20 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	36.9	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	22.7	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	18.6	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(5)</sup>	0.6	C/VV
ΨЈВ	Junction-to-board characterization parameter (6)	18.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	1.9	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{VIN}$	Input Voltage	8.6	80	V
V <sub>SVDD</sub>	I <sup>2</sup> C VDD	2.7	5.5	V
$V_{VO}$	Output voltage sense for control and protection	0	2.5	V
V <sub>UVLO/EN</sub>	Enable/Under Voltage lock-out	0	5.5	V
$V_{SADJ}$	Switching regulator analog or PWM LED current adjust	0	5.5	V
$V_{LADJ}$	Linear regulator analog or PWM LED current adjust	0	5.5	V
$V_{RON}$	Resistor and capacitor sets switching frequency of device	0	5.5	V
TJ	Operating junction temperature	-40	125	°C

SLUSBC2 –APRIL 2013 www.ti.com

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $V_{IN} = 48 \text{ V}, -40^{\circ}\text{C} < T_{A} = T_{J} < 125^{\circ}\text{C}$  .

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC</sub> REGUL	ATOR (VCC)					
V <sub>CC</sub>	V <sub>CC</sub> Voltage		7.75	8.2	8.55	V
l <sub>vcc</sub>	V <sub>CC</sub> current limit	$V_{CC} = 0$	14	20	27	mA
.,	Rising threshold			6.4		V
√ccuvLo	Falling threshold			6.1		V
Q	Quiescent current	V <sub>IN</sub> = 80 V		2.2		mΑ
JVLO/DEVI	CE ENABLE (EN/UV)	•			·	
V <sub>EN</sub>	Device enable voltage threshold	V <sub>EN</sub> increasing	1.14	1.2	1.26	V
/ <sub>EN_HYS</sub>	Enable input hysteresis			20		mV
EN	Enable source current	V <sub>EN</sub> = 0		10		μΑ
ON/OFF TIM	IER/OVER VOLTAGE PROTECTION	(RON, VO)			·-	
R <sub>PD_RON</sub>	RON pull-down resistance			60	83	Ω
Vov	VO pin overvoltage threshold		2.4	2.5	2.6	V
/ <sub>OV_HYS</sub>	VO pin overvoltage hysteresis			0.1		V
ON_DLY	RON pin to GATE delay			58		ns
OFF(min)	Minimum off-time	V <sub>CS</sub> = 0 V	200	255	340	ns
ON(min)	Minimum on-time		80	120	180	ns
<sup>2</sup> C LOGIC I	NTERFACE (SCL, SDA) (2.7V ≤ V <sub>SVD</sub>	<sub>DD</sub> ≤ 5.5V)	•		'	
/ <sub>IL</sub>	Low-level input voltage			0.2	2 × V <sub>SVDD</sub>	V
/ <sub>IH</sub>	High-level input voltage		0.8 × V <sub>SVDD</sub>			V
L	Logic input current		-1	0	1	μΑ
SCL	SCL input frequency			100	200	kHz
/ <sub>OL</sub>	Low-level output voltage	I <sub>SDA</sub> = 3 mA		0.2	0.38	V
L	Output leakage current	V <sub>SDA</sub> = 5 V			1	μA
SWITCHER	LED CURRENT SENSE (CS, COMP)		<u> </u>		"	
V <sub>SW_REF</sub>	Switcher LED current reference voltage	Non-programmed	196	202	209	mV
∆ V <sub>SW_REF</sub>	Switcher LED current reference voltage adjust range			±40 -40		mV
cs	CS bias current				1	μΑ
<b>Э</b> м	CS amplifier transconductance			600		μA/V
CS_COMP	CS to COMP offset voltage			1.8		V
	COMP source current			75		μΑ
COMP	COMP sink current			75		μΑ
IIGH SIDE	SWITCH CURRENT LIMIT (VIN, SW)				,	
V <sub>SW_LIM</sub>	High side switch current limit (referenced from VIN)		232	275	329	mV
LIM_OFF	Current limit OFF time			280		μS
LEB	Switch current sense leading edge blank time			200		nS

## **ELECTRICAL CHARACTERISTICS (continued)**


Unless otherwise specified  $V_{IN} = 48 \text{ V}, -40^{\circ}\text{C} < T_{\Delta} = T_{I} < 125^{\circ}\text{C}$ 

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
LINEAR LEI	D CURRENT SENSE (LNCS)					
V <sub>LN_REF</sub>	Linear LED current reference voltage	Non-programmed	190	200	209	mV
$\Delta V_{LN\_REF}$	LinearLED current reference voltage adjust range			+44 -50		mV
I <sub>LNCS</sub>	LNCS Input bias current				1	μΑ
	GATE DRIVER (GATE, BOOT, SW)		1			-
R <sub>SRC GATE</sub>	Gate sourcing resistance	GATE = High		2		Ω
R <sub>SNK_GATE</sub>	Gate sinking resistance	GATE = Low		2		Ω
V <sub>BOOT</sub>	BOOT UVLO threshold	BOOT-SW rising	4.2	5.6	7.0	V
V <sub>BOOT_HYS</sub>	BOOT UVLO threshold			750		mV
I <sub>SW PD</sub>	SW node pull down current			60		mA
LINEAR GA	TE DRIVER (LNG)				,	
V <sub>LNG_MAX</sub>	LNG Maximum output voltage			6.3		V
V <sub>LNG_MIN</sub>	LNG Minimum output voltage			1.4		V
I <sub>LNG_MAX</sub>	LNG Maximum output current				5.5	mA
	WM DIMMING (SADJ, LADJ)		1		,	
f <sub>DIM</sub>	Internal PWM dimming frequency			500		Hz
	CAD I triangle valte as few analysis in the	High		2.5		V
V <sub>tri</sub>	SADJ triangle voltage for analog input	Low		0.1		V
	LAD I in the second sec	High		2.5		
	LADJ triangle voltage for analog input	Low		0.1		V
	SADJ Pulse detect timer			10		
t <sub>TIMER</sub>	LADJ Pulse detect timer			10		ms
1/	SADJ PWM input threshold			2.7		
$V_{ADJ}$	LADJ PWM input threshold			2.7		V
M	SADJ PWM input hysteresis			500		m)/
V <sub>ADJ_HYS</sub>	LADJ PWM input hysteresis			500		mV
	SADJ Pull up current			5		
I <sub>ADJ_PU</sub>	LADJ Pull up current			5		μA
	CAD I to CATE dolor	Rising		1.2		
t <sub>SADJ</sub>	SADJ to GATE delay	Falling		1.2		μs
	LAD to LNC dolov	Rising		1.2		
t <sub>LADJ</sub>	LADJ to LNG delay	Falling		1.2		μs
REFERENC	E VOLTAGE (REF)					
$V_{REF}$	Voltage reference		2.92	3	3.08	V
I <sub>REF</sub>	VREF maximum source current		1.6			mA
THERMAL S	SHUTDOWN					
т	Thermal shutdown temperature			165		°C
$T_{SD}$	Thermal shutdown hysteresis			25		°C



#### **DEVICE INFORMATION**

#### TSSOP PACKAGE 20-PINS (TOP VIEW)



NC - No internal connection


## PIN FUNCTIONS(1)

NAME	NO.	I/O	DESCRIPTION
SVDD	1	Р	I <sup>2</sup> C VDD input.
SCL	2	1	I <sup>2</sup> C clock input.
SDA	3	I/O	I <sup>2</sup> C data input/output.
REF	4	0	3.0V output reference.
SADJ	5	1	Switching regulator dimming input.
LADJ	6	1	Linear regulator dimming input.
RON	7	I	Connect to resistor and capacitor which sets the switching frequency of the switching regulator.
VO	8	I	Output voltage sense for control and protection.
COMP	9	0	Switching regulator error amplifier (EA) compensation connection.
NC	10	ı	No internal connection.
GND	11	G	System ground connection.
CS	12	1	Switching regulator LED Current sense input.
LNCS	13	1	Linear regulator current sense input.
LNG	14	0	Linear FET gate driver output.
SW	15	I	Connect to the switch node of the switching regulator.
GATE	16	0	Switching controller high-side N-channel FET driver output.
BOOT	17	1	MOSFET drive bootstrap pin.
VCC	18	0	Output of internal regulator. Bypass it with 1µFminimum ceramic capacitor to GND.
VIN	19	Р	Input voltage supply for device. Maximum of 80V operating voltage.
EN/UVLO	20	I	This pin is a multi function input. Enable of device, Under-voltage lock-out (UVLO).
DAP	-	ı	Exposed thermal pad. Connected to the system ground. Place vias on DAP.

(1) I=Input, O=Output, P=Power, G=Ground

Submit Documentation Feedback

## **FUNCTIONAL BLOCK DIAGRAM**



SLUSBC2 -APRIL 2013 www.ti.com

#### **TYPICAL CHARACTERISTICS**

Unless otherwise stated,  $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ ,  $\text{V}_{\text{IN}} = 48 \text{ V}$ ,  $\text{R}_{\text{T}} = 51.1 \text{ k}\Omega$ ,  $\text{C}_{\text{T}} = 1000 \text{ pF}$ ,  $\text{C}_{\text{VCC}} = 1 \text{ }\mu\text{F}$ ,  $\text{C}_{\text{COMP}} = 1 \text{ }\mu\text{F}$ 





Figure 1. Supply Voltage (VCC) UVLO Threshold vs Junction Temperature



**NSTRUMENTS** 

Figure 2. Quiescent Current vs Junction Temperature




Figure 3. Enable Threshold Voltage vs Junction Temperature




Figure 4. Boot UVLO Threshold vs Junction Temperature




Figure 5. Supply Voltage (VCC) vs Junction Temperature




Figure 6. Voltage Reference vs Junction Temperature

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

#### TYPICAL CHARACTERISTICS

Unless otherwise stated,  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \text{ V}_{\text{IN}} = 48 \text{ V}, \text{ R}_{\text{T}} = 51.1 \text{ k}\Omega, \text{ C}_{\text{T}} = 1000 \text{ pF}, \text{ C}_{\text{VCC}} = 1 \text{ }\mu\text{F}, \text{ C}_{\text{COMP}} = 1 \text{ }\mu\text{F}$ 




Figure 7. Linear Current Voltage Regulation vs Junction Temperature




Figure 8. Switching Current Voltage Regulation vs Junction Temperature




Figure 9. Switching Regulator LED Current vs Input Voltage




Figure 10. Linear Regulator LED Current vs Input Voltage




Figure 11. Switching Regulator LED Current vs I<sup>2</sup>C Trim Step




Figure 12. Linear Regulator LED Current vs I<sup>2</sup>C Trim Step



SLUSBC2 -APRIL 2013 www.ti.com

## TYPICAL CHARACTERISTICS (continued)

Unless otherwise stated,  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \text{ V}_{\text{IN}} = 48 \text{ V}, \text{ R}_{\text{T}} = 51.1 \text{ k}\Omega, \text{ C}_{\text{T}} = 1000 \text{ pF}, \text{ C}_{\text{VCC}} = 1 \text{ }\mu\text{F}, \text{ C}_{\text{COMP}} = 1 \text{ }\mu\text{F}$ 




Figure 13. Switching Regulator Efficiency vs Input Voltage




Figure 14. VCC vs Input Voltage

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

#### **APPLICATION INFORMATION**

#### **Theory of Operation**

The TPS92660 is a dual-channel LED current controller. It has a high-voltage, non-synchronous buck controller capable of driving an N-channel high-side MOSFET and a linear controller capable of driving an N-channel low-side MOSFET. The buck controller uses a controlled on-time (COT) control scheme to regulate the LED current. The controlled on-time varies with input and output voltage to produce pseudo-fixed frequency operation.

The TPS92660 buck controller also employs a transconductance error amplifier that regulates average the LED current. When the buck converter operates in continuous conduction mode (CCM) the controlled on-time maintains a relatively constant switching frequency over the change of input and output voltages. The linear controller regulates the LED current by controlling the gate voltage of the N-channel low side MOSFET. This MOSFET is connected in series with the LED string and operates in the linear region when LED current is in regulation. The linear controller senses the LED current and compares it with the internal reference voltage (default 200 mV without OTP trim) to generate the MOSFET gate-drive voltage.

Figure 15 shows a simplified version of the feedback system used to control the current through the LED string connected to the buck converter. The LED current flows through the current sense resistor  $R_{SNS}$  and generates the current sense voltage. This voltage is fed to the CS pin. Inside the IC, the current sense voltage is internally integrated and compared to a reference voltage. The error amplifier is a transconductance  $(g_M)$  amplifier which sorces/sinks current to/from the comp pin and effectively maintains the voltage at the CS pin to be equal to the voltage  $V_{SW\_REF}$  (default 202 mV without OTP trim). The comparator turns on the high-side MOSFET of the buck converter when the CS voltage falls below the COMP pin voltage minus 1.8V level shift.




Figure 15. Current Control Circuitry

Figure 16 shows how the MOSFET conducts for a controlled on-time  $(t_{ON})$ , set by the external resistor  $R_T$ , the external capacitor  $C_T$ , the input voltage and the output voltage. At the conclusion of the controlled on-time period, the MOSFET turns off and must remain off for a minimum of 255 ns. Once the minimum off-time period is complete, the comparator compares the CS voltage with the COMP pin voltage again to start the next cycle.

A capacitor with a value of 0.1  $\mu$ F or higher is recommended between the COMP pin and GND. This compensation capacitor provides a dominant pole in the feedback loop and makes the control loop stable.






Figure 16. On-Time Circuitry

### **Switching Frequency**

The TPS92660 does not contain a clock, however the on-time is modulated in proportion to both the input voltage and the output voltage in order to maintain a relatively constant switching frequency.

The on-time circuitry is shown in Figure 16. Estimate the switching frequency based on timing resistor R<sub>T</sub>, timing capacitor C<sub>T</sub> and the resistor divider of R<sub>VO1</sub> and R<sub>VO2</sub>. Equation 1 and Equation 2 show how to derive the switching frequency estimation.

$$f_{SW} = \frac{D}{t_{ON}} \tag{1}$$

$$D = \frac{V_{OUT}}{V_{IN}} \tag{2}$$

The on-time period ends when the voltage at the capacitor  $C_T$  is charged to the voltage on the VO pin. The charging current ratio is shown in Equation 3.

$$I_{CHRG} = \frac{V_{IN}}{R_{T}}$$

where

• 
$$V_{IN} \gg V_{VO}$$
 (3)

$$t_{ON} = \frac{V_{IN} >> V_{VO}}{V_{IN}} \times \frac{R_{VO2}}{(R_{VO1} + R_{VO2})} \times V_{OUT}$$
(3)

Use Equation 3 and Equation 4 to derive Equation 5.

$$f_{SW} = \frac{\left(R_{VO1} + R_{VO2}\right)}{R_{VO2} \times R_T \times C_T} \tag{5}$$

#### **LED Current Setting**

The current sense resistor (R<sub>SNS</sub>), which is connected between the CS pin and GND, sets the LED current of the switching regulator. The current sense resistor (R<sub>SNSLN</sub>), which is connected between the LNCS pin and GND, sets the LED current of the linear regulator. The average LED current is calculated using Equation 6 and Equation 7.

Equation 6 shows the calculation for the switching regulator current.

Product Folder Links: TPS92660

NSTRUMENTS

$$I_{LED\_SW} = \frac{V_{SW\_REF}}{R_{SNS}}$$

where

V<sub>SW RFF</sub> is the switching regulator reference voltage which is default 202 mV without OTP trim

Equation 7 shows the linear regulator current calculation.

$$I_{LED\_LN} = \frac{V_{LN\_REF}}{R_{SNS\_LN}}$$

where

V<sub>LN REF</sub> is the linear regulator reference voltage which is default 200mV without OTP trim

## **High Voltage Bias Regulator (VCC)**

The TPS92660 contains an internal low dropout linear regulator (LDO), with an 8.2V output, connected between the VIN and the VCC pins. Bypass the VCC pin to the GND pin with a  $1\mu F$  ceramic capacitor connected close to the pins of the device. VCC tracks VIN until VIN reaches 8.2 V and then regulates at 8.2V as VIN increases. The TPS92660 comes out of UVLO and begins operating when VCC rises above 6.4V. The TPS92660 shuts down when VCC falls below 6.1V. The VCC regulator current limit is 20mA.

### **Peak Switching Current Limit**

The TPS92660 contains a current limit comparator to limit the peak current of the high-side switching MOSFET. When the high-side switching MOSFET turns on, there is a 200ns leading edge blank time. After that if the voltage difference between the VIN pin and the SW pin exceeds 275 mV, the switching MOSFET is turned off for a cool down period of approximately 280µs. In the meanwhile, the COMP pin is pulled low. If the current limit condition persists, this cycle of cool down period and restarting continues, creating a low-power hiccup mode, and minimizes the thermal stress on the switching MOSFET. Equation 8 shows the peak current limit calculation.

$$I_{PEAK} = \frac{275 \, mV}{R_{DS(on)}}$$

where

R<sub>DS(on)</sub> is the on resistance of the switching MOSFET

(8)

#### **Output Open Circuit Protection**

The most common failure mode for power LEDs is a broken bond wire, and the result is an open circuit. When this happens the feedback path is disconnected, and the output voltage of the switching regulator begins to rise. The VO pin voltage (which senses the output voltage of the switching regulator through a resistor divider) rises with it. When the VO pin voltage reaches 2.5 V, it triggers the output OV protection and the high-side gate driver turns off. During this time, the COMP pin is also pulled low. There is 0.1 V hysteresis on the OVP. The converter does not resume switching until the voltage on the OV pin falls below 2.4 V.

## **BOOT Under Voltage Lockout (UVLO)**

The TPS92660 has a BOOT UVLO circuit. The switching regulator starts switching once the BOOT-SW voltage rises to 5.6 V. There is 750 mV of hysteresis on the BOOT UVLO. It stops switching when the BOOT-SW voltage falls to 4.85 V. Once the BOOT UVLO is triggered, the SW pin is pulled down by an internal MOSFET, such that the boot capacitor can be recharged. The maximum pull-down current is 60mA. When the BOOT-SW voltage is charged above 5.6 V, the pull-down circuit is disabled.

#### **Linear Regulator LED Current Control Overview**

Figure 17 shows the TPS92660 linear regulator control circuit. The voltage drop across the current sense resistor R<sub>SNSLN</sub> is applied on the LNCS pin. An internal operational amplifier compares this voltage with the linear regulator reference voltage. The output of the operational amplifier drives the gate of an external N-channel MOSFET. This MOSFET operates in the linear region when the LED current is in regulation.

SLUSBC2 -APRIL 2013 www.ti.com



The gate-drive voltage controls the drain-to-source voltage of the MOSFET by changing the MOSFET onresistance. Applications must minimize the voltage difference between the linear regulator input voltage and the LED string forward voltage in order to limit the power dissipation on the MOSFET.




Figure 17. Linear Regulator Control

## SADJ and LADJ Pins for Dimming

The SADJ pin controls the switching regulator dimming and the LADJ pin controls the linear regulator dimming. There are two different types of dimming that can be performed on those two pins.

#### **Analog to PWM Dimming**

When a DC voltage is applied on the SADJ pin, the switching regulator LED current is PWM dimmed at a fixed frequency of approximately 500 Hz. As shown in Figure 18, the PWM dimming duty cycle is linearly dependent on the input voltage level, from 0% duty cycle at 0.1 V to 100% duty cycle at 2.5 V. Similarly when a DC voltage is applied on the LADJ pin, the linear regulator LED current is PWM dimmed in the same way.




Figure 18. SADJ/LADJ Input to PWM Dimming

#### **PWM Dimming**

During PWM dimming, the signal applied on the pin is a PWM signal instead of a DC voltage. The LED current is PWM dimmed at the same frequency and duty cycle as the input PWM signal. To implement PWM dimming, the rising edges of two consecutive pulses of the input PWM signal must be less than 10ms. Once the device detects two consecutive rising edges, the regulator goes into PWM dimming mode. It turns on when the input PWM signal rises above the 2.7-V threshold and turns off when the PWM signal falls below the 2.2V threshold. For the switching regulator, when the input PWM signal is low, the regulator turns off the gate of the MOSFET and the COMP pin capacitor is disconnected. When the input PWM signal is high, the regulator starts again and the COMP pin capacitor is reconnected.

A low gate charge MOSFET is recommended for the linear regulator to prevent LED current overshoot during PWM dimming.

### Input Undervoltage Lockout (UVLO)

The TPS92660 enable pin (EN/UVLO) can also be used to implement input undervoltage lockout. The input UVLO voltage is set by a resistor divider from  $V_{IN}$  to ground and is compared against a 1.2 V threshold shown in Figure 19. As soon as the input voltage is above the preset UVLO rising threshold, the internal circuitry becomes active and a 1- $\mu$ A current source at the UVLO pin is turned on. This extra current provides hysteresis to create a lower input UVLO falling threshold.




Figure 19. Input UVLO Circuit

The  $V_{IN}$  turn-on threshold is defined by Equation 9.

$$V_{IN\_ON} = \frac{1.2 \, V \times (R_{UV1} + R_{UV2})}{R_{UV2}}$$

$$V_{HYS} = R_{UV1} \times 10 \, \mu A$$
(9)

## I<sup>2</sup>C OTP ROM LED Current Trim

#### I<sup>2</sup>C Compatible Interface

#### Interface Bus Overview

The I<sup>2</sup>C compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bi-directional communications between the devices connected to the bus. The two interface lines are the serial data line (SDA), and the serial clock line (SCL). These lines should be connected to a positive supply, via a pull-up resistor, and remain HIGH even when the bus is idle. Every device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock (SCL).

SLUSBC2 -APRIL 2013 www.ti.com



#### Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the high period, the data should remain stable. Any changes on the SDA line during the high state of SCL and in the middle of a transaction aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.

#### **PC** Data Validity

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when SCL is LOW.




Figure 20. I<sup>2</sup>C Signals: Data Validity

#### **PC Start and Stop Conditions**

START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP bits. Consider the I<sup>2</sup>C bus as busy after a START condition and free after a STOP condition. During data transmission, the I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.




Figure 21. I<sup>2</sup>C Start and Stop Conditions

#### **FC Addresses and Transferring Data**

Every data value put on the SDA line must be eight bits long with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The master generates the clock pulse for the acknowledge bit. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledgement. A receiver which has been addressed must generate an acknowledge bit after each byte has been received. After the START condition, the I<sup>2</sup>C master sends a slave address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The I<sup>2</sup>C slave address (7 bits) for TPS92660 is 28H. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data is written. The third byte contains data to write to the selected register.





Figure 22. I<sup>2</sup>C Chip Address

Register changes take effect at the SCL rising edge during the last ACK from the slave as shown in Figure 23.



w = write (SDA = "0")
r = read (SDA = "1")
ack = acknowledge (SDA pulled down by either master or slave)
rs = repeated start

id = 7-bit chip address, 28H for TPS92660.

Figure 23. I<sup>2</sup>C Write Cycle

A WRITE function must precede the READ function, as shown in the read cycle waveform in Figure 24.

SLUSBC2 -APRIL 2013 www.ti.com






Figure 24. I<sup>2</sup>C Read Cycle

## PC Timing Parameters ( $V_{SVDD} = 5 V$ )




Figure 25. I<sup>2</sup>C Timing Diagram

TIME	PARAMETER <sup>(1)</sup>	LIMIT		UNITS
PERIOD	PARAMETER	MIN	MAX	UNITS
1	Hold time (repeated) START condition	0.6		μs
2	Clock low time	1.3		μs
3	Clock high time	600		ns
4	Setup time for a repeated START condition	600		ns
5	Data hold time (output direction)	300		ns
5	Data hold time (input direction)	0		ns
6	Data setup time	100		ns
7	Rise time of SDA and SCL	20+0.1Cb	300	ns
8	Fall time of SDA and SCL	15+0.1Cb	300	ns
9	Set-up time for STOP condition	600		ns
10	Bus free time between a STOP and a START condition	1.3		μs
Cb	Capacitive load for each bus line	10	200	pF

<sup>(1)</sup> Data specified by design. Not production tested.

## I<sup>2</sup>C Register Details

The  $I^2C$  bus interacts with the TPS92660 to realize the features of LED current trim. The operation of these functions requires the writing and reading of the internal registers of the TPS92660. Table 1 is the master register map of the device.

## Table 1. Master Register Map

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
01h	STRIM	RSV	RSV		STRIM[5:0]					
02h	LTRIM	RSV	RSV	RSV	RSV		LTRIM[3:0]			0000 0111
FFh	OTP ROM	RSV	RSV	RSV	BURNED	RSV	WRITE	RSV	READ	0000 1000

## **Register Definitions**

#### STRIM Register Definition

ADDI	REG	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
01h	STRIM	RSV	RSV		STRIM[5:0]					

#### Bits Description

5:0 The STRIM register is meant to be programmed with possible trim values. When the best values have been found, the contents of this register may then be made permanent by burning them to OTP ROM using the OTP ROM write cycle (described below).

Upon power-up, the values in OTP ROM are loaded into this register.

#### Switching Regulator LED Current Trim Table

Curtoming reg	Juliator EED Guirio		1				
STRIM[5:0]	CURRENT CHANGE	STRIM[5:0]	CURRENT CHANGE	STRIM[5:0]	CURRENT CHANGE	STRIM[5:0]	CURRENT CHANGE
XX11 1111	-20.0%	XX10 1111	-10.0%	XX01 1111	0%	XX00 1111	10.0%
XX11 1110	-19.4%	XX10 1110	-9.38%	XX01 1110	0.625%	XX00 1110	10.6%
XX11 1101	-18.8%	XX10 1101	-8.75%	XX01 1101	1.25%	XX00 1101	11.3%
XX11 1100	-18.1%	XX10 1100	-8.13%	XX01 1100	1.88%	XX00 1100	11.9%
XX11 1011	-17.5%	XX10 1011	-7.50%	XX01 1011	2.50%	XX00 1011	12.5%
XX11 1010	-16.9%	XX10 1010	-6.88%	XX01 1010	3.13%	XX00 1010	13.1%
XX11 1001	-16.3%	XX10 1001	-6.25%	XX01 1001	3.75%	XX00 1001	13.8%
XX11 1000	-15.6%	XX10 1000	-5.63%	XX01 1000	4.38%	XX00 1000	14.4%
XX11 0111	-15.0%	XX10 0111	-5.00%	XX01 0111	5.00%	XX00 0111	15.0%
XX11 0110	-14.4%	XX10 0110	-4.38%	XX01 0110	5.63%	XX00 0110	15.6%
XX11 0101	-13.8%	XX10 0101	-3.75%	XX01 0101	6.25%	XX00 0101	16.3%
XX11 0100	-13.1%	XX10 0100	-3.13%	XX01 0100	6.88%	XX00 0100	16.9%
XX11 0011	-12.5%	XX10 0011	-2.50%	XX01 0011	7.50%	XX00 0011	17.5%
XX11 0010	-11.9%	XX10 0010	-1.88%	XX01 0010	8.13%	XX00 0010	18.1%
XX11 0001	-11.3%	XX10 0001	-1.25%	XX01 0001	8.75%	XX00 0001	18.8%
XX11 0000	-10.6%	XX10 0000	-0.625%	XX01 0000	9.38%	XX00 0000	19.4%

#### LTRIM Register Definition

ADDR	REG	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT	
02h	LTRIM	RSV	RSV	RSV	RSV	LTRIM[3:0]				0000 0111	

## Bits Description

3:0 The LTRIM register is meant to be programmed with possible trim values. When the best values have been found, the contents of this register may then be made permanent by burning them to OTP ROM using the OTP ROM write cycle (described below).

Upon power-up, the values in OTP ROM are loaded into this register.



Linear Regulator LED Current Trim Table

LTRIM[3:0]	CURRENT CHANGE	LTRIM[3:0]	CURRENT CHANGE	LTRIM[3:0]	CURRENT CHANGE	LTRIM[3:0]	CURRENT CHANGE
XXXX 1111	-25.0%	XXXX 1011	-12.5%	XXXX 0111	0%	XXXX 0011	12.5%
XXXX 1110	-21.9%	XXXX 1010	-9.38%	XXXX 0110	3.13%	XXXX 0010	15.6%
XXXX 1101	-18.8%	XXXX 1001	-6.25%	XXXX 0101	6.25%	XXXX 0001	18.8%
XXXX 1100	-15.6%	XXXX 1000	-3.13%	XXXX 0100	9.38%	XXXX 0000	21.9%

#### **OTP ROM Register Definition**

ADDR	REG	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
FFh	OTP ROM	RSV	RSV	RSV	BURNED	RSV	WRITE	RSV	READ	0000_1000

#### Bits Description

- 7:5 Reserved. These bits are reserved for future use. When writing to the OTP ROM register, always write '0's to these bits.
- BURNED This bit indicates that OTP ROM has been burned (when "BURNED" = 1). After burning OTP ROM, an OTP ROM read cycle must take place in order for the BURNED bit to be updated. This happens automatically upon power-up, or it can be accomplished manually by issuing an OTP ROM read command (see bit 0).
- 3 RSV
- 2 WRITE Burning the LTRIM and STRIM register values to OTP ROM is accomplished by writing this bit to a '1', waiting at least 25ms, and then writing this bit back to '0'.
- 1 RSV
- 0 READ To reload the STRIM and LTRIM registers from OTP ROM, write this bit to a '1'. This bit always reads back as a '0'. Writing this bit to a '1' temporarily enables the 500 kHz oscillator to perform the OTP ROM read. When the OTP ROM read is finished, the oscillator is disabled.

#### **OTP ROM Programming**

The programming of both the STRIM and the LTRIM registers to OTP ROM is performed in a single sequence as follows

- 1. Write the STRIM and LTRIM registers with the desired values.
- 2. Write a '1' to the WRITE bit of the OTP ROM register (this switches the internal EVDD from 5V to 8V).
- 3. Wait at least 25 ms.
- 4. Write a '0' to the WRITE bit (this returns EVDD to 5 V).

Submit Documentation Feedback




Figure 26. OTP ROM Programming Sequence

## **OTP ROM Reading**

The EPROM is read under either of the following conditions:

- Power-on reset. Note that power-on reset starts when both EN pin and VCC voltages cross the UVLO threshold. It takes apprimately 50µs to read the OTP ROM contents into the TRIM registers.
- Writing a '1' to the READ bit of the OTP ROM register. It is not necessary to clear the READ bit after writing it to a '1'.

The device temporarily enables the 500-kHz oscillator during the OTP ROM read cycle. This operation is necessary because the digital counters generate the timing for the OTP ROM read cycle. After the OTP ROM read cycle is finished, the oscillator is disabled.

Figure 27 shows a power-on OTP ROM read cycle. The device reads all OTP ROM registers simultaneously. All timing values are approximate and based on a 500-kHz internal oscillator.




Figure 27. Power-ON OTP ROM Read Timing

## Reference Voltage

The TPS92660 provides a 3.0V reference voltage which can be used in the AC/DC main power supply secondary-side control circuit.

## **Thermal Shutdown**

Internal thermal shutdown circuitry protects the device in the event that the maximum junction temperature is exceeded. The threshold for thermal shutdown is 165°C with a 25°C hysteresis. Thermal shutdown protection disables the MOSFET drivers.



#### **DESIGN EXAMPLE**

### **Specifications**

#### Switching Regulator

Switching Regulator: (f<sub>SW</sub>): 200 kHz

Input voltage (V<sub>IN</sub>): 60 V

Output voltage (V<sub>OUT</sub>): 48 V

Charge current (I<sub>LED</sub>): 500 mA

Output overvoltage protection threshold (V<sub>OVP</sub>): 60 V

#### Linear Regulator

Input voltage (V<sub>IN</sub>): 30 V

Output voltage (V<sub>OUT</sub>): 24 V

• Charge current (I<sub>LED</sub>): 20 mA

## **Design Procedure**

## Step 1: Select Overvoltage and Timing Components $R_{OV1}$ , $R_{OV2}$ , $R_T$ and $C_T$

$$V_{OVP} \times \frac{R_{VO2}}{(R_{VO1} + R_{VO2})} = 2.5 V$$
 (11)

V<sub>OVP</sub> = 60 V

• Choose  $R_{VO2} = 1.00 \text{ k}\Omega$ 

• The calculated  $R_{VO1}$  = 23 k $\Omega$ , the standard resistor with the closest value (± 1%) is 23.2 k $\Omega$ 

$$f_{SW} = \frac{\left(R_{VO1} + R_{VO2}\right)}{R_{VO2} \times R_T \times C_T}$$
(12)

• f<sub>SW</sub> = 200 KHz

•  $R_T \times C_T = 121 \times 10^{-6}$ , choose  $C_T = 1000 \text{ pF}$ 

the calculated R<sub>T</sub> = 121 kΩ

### Step 2: Select Current Sense Resistors R<sub>SNS</sub> and R<sub>SNS\_LN</sub>

The current sense resistor of the switching regulator  $R_{SNS} = 202 \text{ mV}/500 \text{ mA} = 0.404 \Omega$ .

The current sense resistor of the linear regulator  $R_{SNS\ LN}$  = 200 mV/20 mA = 10  $\Omega$ .

#### Step 3: Select Inductor

Choose inductor current ripple  $\Delta I_{L-PP} = 0.15 \text{ A}$  ( 30% of  $I_{LED}$ )

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} = \frac{48 \text{ V}}{60 \text{ V} \times 200 \text{ kHz}} = 4 \,\mu\text{s}$$
 (13)

$$L = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{\Delta I_{L(P-P)}} = \frac{(60 \text{ V} - 48 \text{ V}) \times 4 \,\mu\text{s}}{0.15 \,\text{A}} = 320 \,\mu\text{H} \tag{14}$$

The closest standard inductor value is 330 µH.

22




Figure 28. Design Example Application Schematic



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS92660PWP/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TP92660 PWP	Samples
TPS92660PWPR/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TP92660 PWP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92660PWPR/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 25-Sep-2024



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	TPS92660PWPR/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0	

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## **TUBE**




#### \*All dimensions are nominal

Device F		Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ı	TPS92660PWP/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.





#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated