

# TPSM63602 高密度、3V~36V 入力、1V~16V 出力、2A パワー・モジュール、Enhanced HotRod™ QFN パッケージ

## 1 特長

- 多用途な同期整流降圧 DC/DC モジュール
  - MOSFET、インダクタ、コントローラを内蔵
  - 広い入力電圧範囲: 3V~36V
  - 出力電圧を調整可能、1V~16V
  - 4mm × 6mm × 1.8mm の オーバーモールド・パッケージ
  - 接合部温度範囲: -40°C~125°C
  - RT ピンまたは外部 SYNC 信号を使用して 200kHz~2.2MHz の範囲で周波数を調整可能
  - 負電圧出力に対応可能
- 全負荷範囲にわたって極めて高い効率を実現
  - 93% のピーク効率 (12V<sub>IN</sub>, 5V<sub>OUT</sub>, 1MHz)
  - 外部バイアス・オプションによる効率向上
  - シャットダウン時静止電流: 0.6μA (標準値)
  - 2A 負荷でのドロップアウト電圧: 0.3V (標準値)
- 非常に小さい伝導および放射 EMI シグネチャ
  - デュアル入力バスと内蔵コンデンサを備えた低ノイズ・パッケージにより、スイッチのリングングが減少
  - 抵抗により調整可能なスイッチ・ノードのスルーレート
  - 固定周波数 FPWM 動作モード
  - CISPR 11 および 32 Class B の放射規格に準拠
- スケーラブルな電源に好適
  - TPSM63603 (36V, 3A) とピン互換
- 堅牢な設計のための本質的な保護機能
  - 高精度のイネーブル入力とオープン・ドレインの PGOOD インジケータによるシーケンシング、制御、V<sub>IN</sub> UVLO
  - 過電流およびサーマル・シャットダウン保護
- WEBENCH® Power Designer により、TPSM63602 を使用するカスタム設計を作成

## 2 アプリケーション

- 試験および測定、航空宇宙および防衛
- ファクトリ・オートメーションおよび制御
- 降圧および反転型の昇降圧電源

## 3 概要

TPSM63602 同期整流降圧パワー・モジュールは、パワー MOSFET、シールド付きインダクタ、受動部品を Enhanced HotRod™ QFN パッケージに実装した、高集積 36V、2A DC/DC ソリューションです。このモジュールは、VIN と VOUT のピンをパッケージの角に配置し、入力および出力コンデンサのレイアウト配置を最適化しています。モジュールの下面には大きな 4 つのサーマル・パッドがあるため、単純なレイアウトが可能で、製造時の扱いも容易です。

出力電圧が 1V~16V であるため、TPSM63602 は小さい PCB フットプリントで低 EMI の設計を迅速かつ容易に実装できるようになっています。このトータル・ソリューションを使用すると、外付け部品はわずか 4 個で済み、設計プロセスで磁気および補償のための部品選択も不要です。


TPSM63602 モジュールは、スペースが制約される用途での小型化と簡素化をめざして設計されているだけでなく、堅牢性の高い性能を実現するためのさまざまな機能を備えています。その例としては、可変入力電圧 UVLO 用のヒステリシス付き高精度イネーブル、抵抗を使ってプログラム可能なスイッチ・ノードのスルーレートによる EMI 改善、内蔵 VCC ブートストラップおよび入力コンデンサによる信頼性向上と高密度化、全負荷電流範囲にわたって一定のスイッチング周波数による負荷過渡性能の強化、シーケンシング、障害保護、出力電圧監視用の PGOOD インジケータがあります。

### 製品情報


部品番号 <sup>(1)</sup>	パッケージ	本体サイズ (公称)
TPSM63602	B0QFN (30)	4.0mm × 6.0mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。





代表的な回路図



代表的な効率 ( $V_{OUT} = 5$  V、 $f_{SW} = 1$  MHz)

## Table of Contents

<b>1 特長</b> .....	1	<b>8.2 Functional Block Diagram</b> .....	15
<b>2 アプリケーション</b> .....	1	<b>8.3 Feature Description</b> .....	16
<b>3 概要</b> .....	1	<b>8.4 Device Functional Modes</b> .....	24
<b>4 Revision History</b> .....	3	<b>9 Applications and Implementation</b> .....	25
<b>5 Device Comparison Table</b> .....	4	9.1 Application Information.....	25
<b>6 Pin Configuration and Functions</b> .....	4	9.2 Typical Applications.....	25
<b>7 Specifications</b> .....	6	<b>10 Power Supply Recommendations</b> .....	33
7.1 Absolute Maximum Ratings.....	6	<b>11 Layout</b> .....	34
7.2 ESD Ratings.....	6	11.1 Layout Guidelines.....	34
7.3 Recommended Operating Conditions.....	7	11.2 Layout Example.....	34
7.4 Thermal Information.....	7	<b>12 Device and Documentation Support</b> .....	35
7.5 Electrical Characteristics.....	8	12.1 Device Support.....	35
7.6 System Characteristics.....	10	12.2 Documentation Support.....	36
7.7 Typical Characteristics.....	11	12.3 Receiving Notification of Documentation Updates..	36
7.8 Typical Characteristics — 2-A Device ( $V_{IN} = 12\text{ V}$ )...	12	12.4 サポート・リソース.....	36
7.9 Typical Characteristics — 2-A Device ( $V_{IN} = 24\text{ V}$ )...	13	12.5 Trademarks.....	36
7.10 Typical Characteristics — 2-A Device ( $V_{IN} = 36\text{ V}$ ).....	14	12.6 Electrostatic Discharge Caution.....	36
<b>8 Detailed Description</b> .....	15	12.7 Glossary.....	36
8.1 Overview.....	15	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	37

## 4 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
April 2022	*	Initial Release

## 5 Device Comparison Table

Device	Orderable Part Number	Mode	Spread Spectrum	Output Voltage	External Sync	Junction Temperature
TPSM63602	TPSM63602RDHR	FPWM	No	Adjustable	Yes	-40°C to 125°C
TPSM63602V3	TPSM63602V3RDHR	FPWM	No	Fixed 3.3 V	Yes	-40°C to 125°C
TPSM63602V5	TPSM63602V5RDHR	FPWM	No	Fixed 5 V	Yes	-40°C to 125°C

## 6 Pin Configuration and Functions



**6-1. 30-Pin QFN, RDH Package (Top View)**

**表 6-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
RT	1	I	Frequency setting pin. This analog pin is used to set the switching frequency between 200 kHz and 2.2 MHz by placing an external resistor from this pin to AGND. Do not leave this pin open or connect this pin to ground.
EN/SYNC	2	I	Precision enable input pin. High = on, Low = off. Can be connected to VIN. Precision enable allows the pin to be used as an adjustable UVLO. It also functions as the synchronization input pin. Used to synchronize the device switching frequency to a system clock. Triggers on the rising edge of an external clock. A capacitor can be used to AC couple the synchronization signal to this pin. The module can be turned off by using an open-drain or collector device to connect this pin to AGND. An external voltage divider can be placed between this pin, AGND, and VIN to create an external UVLO.
VIN	3, 4, 18, 19	P	Input supply voltage. Connect the input supply to these pins. Connect input capacitors between these pins and PGND in close proximity to the device. Refer to <a href="#">セクション 11.2</a> for input capacitor placement example.
PGND	5, 6, 16, 17, 28, 29	G	Power ground. This is the return current path for the power stage of the device. Connect this pad to the input supply return, the load return, and the capacitors associated with the VIN and VOUT pins. See <a href="#">セクション 11.2</a> for a recommended layout.
VOUT	7–10, 12–15, 30	P	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND.
SW	11	O	Switch node. Do not place any external component on this pin or connect to any signal. The amount of copper placed on these pins must be kept to a minimum to prevent issues with noise and EMI.
CBOOT	20	I/O	Bootstrap pin for internal high-side driver circuitry. A 100-nF bootstrap capacitor is internally connected from this pin to SW within the module to provide the bootstrap voltage. This pin is brought out to use in conjunction with RBOOT to effectively lower the value of the internal RBOOT resistor to adjust the SW node slew rate, if necessary.
RBOOT	21	I/O	External bootstrap resistor connection. Internal to the device, a 100-Ω bootstrap resistor is connected between this pin and the CBOOT pin. This pin is brought out to use in conjunction with CBOOT to effectively lower the value of the internal RBOOT resistor to adjust the switch node slew rate, if necessary.
VLDOIN	22	P	Input bias voltage. Supplies the control circuitry of the power module. Input to internal LDO. Connect to an output voltage point to improve efficiency. Connect an optional high-quality 0.1-μF to 1-μF capacitor from this pin to ground for improved noise immunity. If the output voltage is above 12 V, connect this pin to ground.
VCC	23	O	Internal LDO output. Used as supply to internal control circuits. Do not connect to any external loads. Connect a high-quality 1-μF ceramic capacitor from this pin to PGND.
AGND	24, 27	G	Analog ground. Zero voltage reference for internal references and logic. All electrical parameters are measured with respect to this pin. <i>This pin must be connected to PGND at a single point.</i> See <a href="#">セクション 11.2</a> for a recommended layout.
FB	25	I	Feedback input. For the adjustable output version, connect the mid-point of the feedback resistor divider to this pin. Connect the upper resistor ( $R_{FBT}$ ) of the feedback divider to V <sub>OUT</sub> at the desired point of regulation. Connect the lower resistor ( $R_{FBB}$ ) of the feedback divider to AGND. When connecting with feedback resistor divider, keep this FB trace short and as small as possible to avoid noise coupling. See <a href="#">セクション 11.2</a> for a feedback resistor placement. For a fixed output version, connect this pin directly to output capacitor. Do not leave open or connect to ground.
PG	26	O	Power-good monitor. Open-drain output that asserts low if the feedback voltage is not within the specified window thresholds. A 10-kΩ to 100-kΩ pullup resistor is required to a suitable pullup voltage. If not used, this pin can be left open or connected to PGND.

(1) P = Power, G = Ground, I = Input, O = Output, NC = No connect

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Limits apply over  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (unless otherwise noted). <sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	VIN to AGND, PGND	-0.3	40	V
	RBOOT to SW	-0.3	5.5	
	CBOOT to SW	-0.3	5.5	
	VLDOIN to AGND, PGND	-0.3	16	
	EN/SYNC to AGND, PGND	-0.3	40	
	RT to AGND, PGND	-0.3	5.5	
	FB to AGND, PGND	-0.3	16	
	PG to AGND, PGND	0	20	
	PGND to AGND	-1	2	
Output voltage	VCC to AGND, PGND	-0.3	5.5	V
	SW to AGND, PGND <sup>(2)</sup>	-0.3	40	
	VOUT to AGND, PGND	-0.3	16	
Input current	PG	—	10	mA
$T_J$	Junction temperature	-40	125	$^{\circ}\text{C}$
$T_A$	Ambient temperature	-40	105	$^{\circ}\text{C}$
$T_{\text{stg}}$	Storage temperature	-55	150	$^{\circ}\text{C}$
Peak reflow case temperature			260	$^{\circ}\text{C}$
Maximum number of reflows allowed			3	
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 ms, 1/2 sine, mounted		1500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		20	G

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) A voltage of 2 V below PGND and 2 V above VIN can appear on this pin for  $\leq 200$  ns with a duty cycle of  $\leq 0.01\%$ .

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2500$	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1500$	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Limits apply over  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (unless otherwise noted).

		MIN	NOM	MAX	UNIT
Input voltage	VIN (Input voltage range after start-up)	3		36	V
Input voltage	VLDOIN			12	V
Output voltage	VOUT <sup>(1)</sup>	1		16	V
Output voltage	VOUT <sup>(1)</sup>		TPSM63602V3 3.3		V
Output voltage	VOUT <sup>(1)</sup>		TPSM63602V5 5		V
Output current	IOUT <sup>(2)</sup>	0		2	A
Frequency	$f_{\text{SW}}$ set by RT or SYNC	200		2200	kHz
Input current	PG			2	mA
Output voltage	PG	0		16	V
$T_J$	Operating junction temperature	-40		125	$^{\circ}\text{C}$
$T_A$	Operating ambient temperature	-40		105	$^{\circ}\text{C}$

- (1) Under no conditions should the output voltage be allowed to fall below 0 V.
- (2) Maximum continuous DC current may be derated when operating with high switching frequency, high ambient temperature, or both. Refer to the *Typical Characteristics* section for details.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RDH (QFN)	UNIT
		30 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance (TPSM63603 EVM)	29.1	$^{\circ}\text{C}/\text{W}$
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	33.5	$^{\circ}\text{C}/\text{W}$
$\psi_{\text{JT}}$	Junction-to-top characterization parameter <sup>(3)</sup>	4.1	$^{\circ}\text{C}/\text{W}$
$\psi_{\text{JB}}$	Junction-to-board characterization parameter <sup>(4)</sup>	21.5	$^{\circ}\text{C}/\text{W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The junction-to-ambient thermal resistance,  $R_{\theta\text{JA}}$ , applies to devices soldered directly to a 64-mm × 83-mm four-layer PCB with 2-oz. copper and natural convection cooling. Additional airflow and PCB copper area reduces  $R_{\theta\text{JA}}$ . For more information see the *Layout* section.
- (3) The junction-to-top board characterization parameter,  $\psi_{\text{JT}}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JE51-2A (section 6 and 7).  $T_J = \psi_{\text{JT}} \times P_{\text{dis}} + T_T$ ; where  $P_{\text{dis}}$  is the power dissipated in the device and  $T_T$  is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter,  $\psi_{\text{JB}}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JE51-2A (sections 6 and 7).  $T_J = \psi_{\text{JB}} \times P_{\text{dis}} + T_B$ ; where  $P_{\text{dis}}$  is the power dissipated in the device and  $T_B$  is the temperature of the board 1 mm from the device.

## 7.5 Electrical Characteristics

Limits apply over  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $V_{LDOIN} = 5\text{ V}$ ,  $f_{SW} = 800\text{ kHz}$  (unless otherwise noted). Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE</b>						
$V_{IN}$	Input operating voltage range	Needed to start up (over $I_{OUT}$ range)	3.95		36	V
		Once operating (over $I_{OUT}$ range)	3		36	V
$V_{IN\_HYS}$	Hysteresis <sup>(1)</sup>			1.0		V
$I_{Q\_VIN}$	Input operating quiescent current (non-switching)	$T_A = 25^{\circ}\text{C}$ , $V_{EN/SYNC} = 3.3\text{ V}$ , $V_{FB} = 1.5\text{ V}$		4		$\mu\text{A}$
$I_{SDN\_VIN}$	VIN shutdown quiescent current	$V_{EN/SYNC} = 0\text{ V}$ , $T_A = 25^{\circ}\text{C}$		3		$\mu\text{A}$
<b>ENABLE</b>						
$V_{EN\_RISE}$	EN voltage rising threshold		1.161	1.263	1.365	V
$V_{EN\_FALL}$	EN voltage falling threshold			0.91		V
$V_{EN\_HYS}$	EN voltage hysteresis		0.275	0.353	0.404	V
$V_{EN\_WAKE}$	EN wake-up threshold		0.4			V
$I_{EN}$	Input current into EN/SYNC (non-switching)	$V_{EN/SYNC} = 3.3\text{ V}$ , $V_{FB} = 1.5\text{ V}$		1.65		$\mu\text{A}$
$t_{EN}$	EN HIGH to start of switching delay <sup>(1)</sup>			0.7		ms
<b>INTERNAL LDO VCC</b>						
$V_{CC}$	Internal LDO VCC output voltage	$3.4\text{ V} \leq V_{LDOIN} \leq 12.5\text{ V}$		3.3		V
		$V_{LDOIN} = 3.1\text{ V}$ , non-switching		3.1		V
$V_{CC\_UVLO}$	VCC UVLO rising threshold	$V_{LDOIN} < 3.1\text{ V}$ <sup>(1)</sup>		3.6		V
		$V_{IN} < 3.6\text{ V}$ <sup>(2)</sup>		3.6		V
$V_{CC\_UVLO\_HYS}$	VCC UVLO hysteresis <sup>(2)</sup>	Hysteresis below $V_{CC\_UVLO}$		1.1		V
$I_{VLDOIN}$	Input current into VLDOIN pin (non-switching, maximum at $T_A = 125^{\circ}\text{C}$ ) <sup>(3)</sup>	$V_{EN/SYNC} = 3.3\text{ V}$ , $V_{FB} = 1.5\text{ V}$		25	31.2	$\mu\text{A}$
<b>FEEDBACK</b>						
$V_{OUT}$	Adjustable output voltage range (TPSM63602)		1		16	V
	Fixed output voltage (TPSM63602V3)	Over the $I_{OUT}$ range		3.3		V
	Fixed output voltage (TPSM63602V5)			5.0		V
$V_{FB}$	Feedback voltage	$T_A = 25^{\circ}\text{C}$ , $I_{OUT} = 0\text{ A}$		1.0		V
$V_{FB\_ACC}$	Feedback voltage accuracy	Over the $V_{IN}$ range, $V_{OUT} = 1\text{ V}$ , $I_{OUT} = 0\text{ A}$ , $f_{SW} = 200\text{ kHz}$	-1%		+1%	
$V_{FB}$	Load regulation	$T_A = 25^{\circ}\text{C}$ , $0\text{ A} \leq I_{OUT} \leq 3\text{ A}$		0.1%		
$V_{FB}$	Line regulation	$T_A = 25^{\circ}\text{C}$ , $I_{OUT} = 0\text{ A}$ , $4.0\text{ V} \leq V_{IN} \leq 36\text{ V}$		0.1%		
$I_{FB}$	Input current into the FB pin	$V_{FB} = 1.0\text{ V}$		10		nA
<b>CURRENT</b>						
$I_{OUT}$	Output current	$T_A = 25^{\circ}\text{C}$	0		2.0	A
$I_{OCL}$	Output overcurrent (DC) limit threshold			3.8		A
$I_{L\_HS}$	High-side switch current limit	Duty cycle approaches 0%	4.48	4.87	5.32	A
$I_{L\_LS}$	Low-side switch current limit		2.07	2.4	2.80	A
$I_{L\_NEG}$	Negative current limit			-3		A
$V_{HICCUP}$	Ratio of FB voltage to in-regulation FB voltage to enter hiccup	Not during soft start		40%		
$t_W$	Short circuit wait time ("hiccup" time before soft start) <sup>(1)</sup>			80		ms
<b>SOFT START</b>						
$t_{SS}$	Time from first SW pulse to $V_{REF}$ at 90%	$V_{IN} \geq 4.2\text{ V}$	3.5	5	7	ms
$t_{SS2}$	Time from first SW pulse to release of FPWM lockout if the output not in regulation <sup>(1)</sup>	$V_{IN} \geq 4.2\text{ V}$	9.5	13	17	ms



## 7.5 Electrical Characteristics (continued)

Limits apply over  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $V_{LDOIN} = 5\text{ V}$ ,  $f_{SW} = 800\text{ kHz}$  (unless otherwise noted). Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER GOOD</b>						
PG <sub>OV</sub>	PG upper threshold — rising	% of $V_{OUT}$ setting	105%	107%	110%	
PG <sub>UV</sub>	PG lower threshold — falling	% of $V_{OUT}$ setting	92%	94%	96.5%	
PG <sub>HYS</sub>	PG upper threshold hysteresis (rising and falling)	% of $V_{OUT}$ setting		1.3%		
V <sub>IN_PG_VALID</sub>	Input voltage for valid PG output	46- $\mu\text{A}$ pullup, $V_{EN/SYNC} = 0\text{ V}$	1.0			V
V <sub>PG_LOW</sub>	Low level PG function output voltage	2-mA pullup to the PG pin, $V_{EN/SYNC} = 3.3\text{ V}$			0.4	V
I <sub>PG</sub>	Input current into the PG pin when open-drain output is high	$V_{PG} = 3.3\text{ V}$		10		nA
I <sub>OV</sub>	Pulldown current at the SW node under overvoltage condition			0.5		mA
t <sub>PG_FLT_RISE</sub>	Delay time to PG high signal		1.5	2.0	2.5	ms
t <sub>PG_FLT_FALL</sub>	Glitch filter time constant for PG function			120		$\mu\text{s}$
<b>SWITCHING FREQUENCY</b>						
f <sub>SW_RANGE</sub>	Switching frequency range by R <sub>T</sub> or SYNC		200		2200	kHz
f <sub>SW_RT1</sub>	Default switching frequency by R <sub>T</sub>	R <sub>RT</sub> = 66.5 k $\Omega$	180	200	220	kHz
f <sub>SW_RT2</sub>	Default switching frequency by R <sub>T</sub>	$V_{IN} = 12\text{ V}$ , R <sub>RT</sub> = 5.76 k $\Omega$	1980	2200	2420	kHz
<b>SYNCHRONIZATION</b>						
V <sub>EN_SYNC</sub>	Edge amplitude necessary to sync using EN/SYNC	Rise and fall time < 30 ns	2.4			V
t <sub>B</sub>	Blanking of EN after rising or falling edges <sup>(1)</sup>		4		28	$\mu\text{s}$
t <sub>SYNC_EDGE</sub>	Enable sync signal hold time after edge for edge recognition <sup>(1)</sup>		100			ns
<b>POWER STAGE</b>						
V <sub>BOOT_UVLO</sub>	Voltage on CBOOT pin compared to SW which will turn off high-side switch			2.1		V
t <sub>ON_MIN</sub>	Minimum ON pulse width <sup>(1)</sup>	$V_{OUT} = 1\text{ V}$ , $I_{OUT} = 1\text{ A}$ , RBOOT shorted to CBOOT		55	70	ns
t <sub>ON_MAX</sub>	Maximum ON pulse width <sup>(1)</sup>			9		$\mu\text{s}$
t <sub>OFF_MIN</sub>	Minimum OFF pulse width	$V_{IN} = 4\text{ V}$ , $I_{OUT} = 1\text{ A}$ , RBOOT shorted to CBOOT		65	85	ns
<b>THERMAL SHUTDOWN</b>						
T <sub>SDN</sub>	Thermal shutdown threshold <sup>(1)</sup>	Temperature rising	158	168	180	$^{\circ}\text{C}$
T <sub>HYST</sub>	Thermal shutdown hysteresis <sup>(1)</sup>			10		$^{\circ}\text{C}$

- (1) Parameter specified by design, statistical analysis and production testing of correlated parameters. Not production tested.
- (2) Production tested with  $V_{IN} = 3\text{ V}$ .
- (3) This is the current used by the device while not switching, open loop, with FB pulled to +5% of nominal. It does not represent the total input current to the system while regulating. For additional information, reference the *Systems Characteristics* and the *Input Supply Current* sections.







## 7.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to  $T_J = 25^\circ\text{C}$  only. These specifications are not ensured by production testing.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$I_{IN}$	Input supply current when in regulation	$V_{IN} = 24\text{ V}$ , $V_{OUT} = 3.3\text{ V}$ , $V_{EN/SYNC} = V_{IN}$ , $V_{LDOIN} = V_{OUT}$ , $f_{SW} = 800\text{ kHz}$ , $I_{OUT} = 0\text{ A}$		10		mA
<b>OUTPUT VOLTAGE</b>						
$V_{FB}$	Load regulation	$V_{OUT} = 3.3\text{ V}$ , $V_{IN} = 24\text{ V}$ , $I_{OUT} = 0.1\text{ A}$ to full load		1		mV
$V_{FB}$	Line regulation	$V_{OUT} = 3.3\text{ V}$ , $V_{IN} = 4\text{ V}$ to $36\text{ V}$ , $I_{OUT} = 3\text{ A}$		6		mV
$V_{OUT}$	Load transient	$V_{OUT} = 3.3\text{ V}$ , $V_{IN} = 24\text{ V}$ , $I_{OUT} = 1\text{ A}$ to $2.5\text{ A}$ at $2\text{ A}/\mu\text{s}$ , $C_{OUT(derated)} = 49\text{ }\mu\text{F}$		50		mV
<b>EFFICIENCY</b>						
$\eta$	Efficiency	$V_{OUT} = 3.3\text{ V}$ , $V_{IN} = 12\text{ V}$ , $I_{OUT} = 2.5\text{ A}$ , $V_{LDOIN} = V_{OUT}$ , $f_{SW} = 800\text{ kHz}$		89.5%		
		$V_{OUT} = 3.3\text{ V}$ , $V_{IN} = 24\text{ V}$ , $I_{OUT} = 2.5\text{ A}$ , $V_{LDOIN} = V_{OUT}$ , $f_{SW} = 800\text{ kHz}$		87.5%		
		$V_{OUT} = 5\text{ V}$ , $V_{IN} = 24\text{ V}$ , $I_{OUT} = 2.5\text{ A}$ , $V_{LDOIN} = V_{OUT}$ , $f_{SW} = 1\text{ MHz}$		91%		
		$V_{OUT} = 5\text{ V}$ , $V_{IN} = 36\text{ V}$ , $I_{OUT} = 2.5\text{ A}$ , $V_{LDOIN} = V_{OUT}$ , $f_{SW} = 1\text{ MHz}$		88.1%		
		$V_{OUT} = 12\text{ V}$ , $V_{IN} = 24\text{ V}$ , $I_{OUT} = 1.5\text{ A}$ , $V_{LDOIN} = V_{OUT}$ , $f_{SW} = 2\text{ MHz}$		94.1%		


## 7.7 Typical Characteristics

$V_{IN} = 24\text{ V}$ , unless otherwise specified




## 7.8 Typical Characteristics — 2-A Device ( $V_{IN} = 12\text{ V}$ )


Refer to [セクション 9.2](#) for circuit designs.




**図 7-7. Efficiency**



**図 7-8. Power Dissipation**



**図 7-9. Output Voltage Ripple**




The device is soldered to a 64-mm × 83-mm, 4-layer PCB.


**図 7-10. Safe Operating Area (All  $V_{OUT}$ )**

## 7.9 Typical Characteristics — 2-A Device ( $V_{IN} = 24\text{ V}$ )


Refer to [セクション 9.2](#) for circuit designs.




7-11. Efficiency



7-12. Power Dissipation




7-13. Output Voltage Ripple




The device is soldered to a 64-mm  $\times$  83-mm, 4-layer PCB.

7-14. Safe Operating Area ( $V_{OUT} = 3.3\text{ V}$ )



The device is soldered to a 64-mm  $\times$  83-mm, 4-layer PCB.

7-15. Safe Operating Area ( $V_{OUT} = 5.0\text{ V}$ )




The device is soldered to a 64-mm  $\times$  83-mm, 4-layer PCB.


7-16. Safe Operating Area ( $V_{OUT} = 12\text{ V}$ )

## 7.10 Typical Characteristics — 2-A Device ( $V_{IN} = 36\text{ V}$ )


Refer to [セクション 9.2](#) for circuit designs.



**7-17. Efficiency**




**7-18. Power Dissipation**




$C_{OUT} = 2 \times 47\text{-}\mu\text{F}$  ceramic, 25-V, 1206 case size

**7-19. Output Voltage Ripple**




The device is soldered to a 64-mm × 83-mm, 4-layer PCB.

**7-20. Safe Operating Area ( $V_{OUT} = 3.3\text{ V}$ )**



The device is soldered to a 64-mm × 83-mm, 4-layer PCB.

**7-21. Safe Operating Area ( $V_{OUT} = 5.0\text{ V}$ )**



The device is soldered to a 64-mm × 83-mm, 4-layer PCB.

**7-22. Safe Operating Area ( $V_{OUT} = 12\text{ V}$ )**

## 8 Detailed Description

### 8.1 Overview

The TPSM63602 is an easy-to-use, synchronous buck, DC-DC power module that operates from a 3-V to 36-V supply voltage. The device is intended for step-down conversions from 5-V, 12-V, and 24-V supply rails. With an integrated power controller, inductor, and MOSFETs, the TPSM63602 delivers up to 3-A DC load current with high efficiency and ultra-low input quiescent current in a very small solution size. Although designed for simple implementation, this device offers flexibility to optimize its usage according to the target application. Control-loop compensation is not required, reducing design time and external component count.

With a programmable switching frequency from 200 kHz to 2.2 MHz using its RT pin or an external clock signal, the TPSM63602 incorporates specific features to improve EMI performance in noise-sensitive applications:


- An optimized package and pinout design enables a shielded switch-node layout that mitigates radiated EMI.
- Parallel input and output paths with symmetrical capacitor layouts minimize parasitic inductance, switch-voltage ringing, and radiated field coupling.
- Clock synchronization and FPWM mode enable constant switching frequency across the load current range.
- Integrated power MOSFETs with enhanced gate drive control enable low-noise PWM switching.
- Adjustable switch-node slew rate allows optimization of EMI at higher frequency harmonics.

The TPSM63602 module also includes inherent protection features for robust system requirements:

- An open-drain PGOOD indicator for power-rail sequencing and fault reporting
- Precision enable input with hysteresis, providing:
  - Programmable line undervoltage lockout (UVLO)
  - Remote ON and OFF capability
- Internally fixed output-voltage soft start with monotonic start-up into prebiased loads
- Hiccup-mode overcurrent protection with cycle-by-cycle peak and valley current limits
- Thermal shutdown with automatic recovery

These features enable a flexible and easy-to-use platform for a wide range of applications. The pin arrangement is designed for a simple layout, requiring few external components. See [セクション 11](#) for a layout example.


### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Input Voltage Range

With a steady-state input voltage range from 3 V to 36 V, the TPSM63602 module is intended for step-down conversions from typical 12-V, 24-V, and 28-V input supply rails. The schematic circuit in [Figure 8-1](#) shows all the necessary components to implement a TPSM63602-based buck regulator using a single input supply.



**Figure 8-1. TPSM63602 Schematic Diagram with Input Voltage Operating Range of 3 V to 36 V**

Take extra care to make sure that the voltage at the VIN pins does not exceed the absolute maximum voltage rating of 40 V during line or load transient events. Voltage ringing at the VIN pins that exceeds the absolute maximum ratings can damage the IC.

### 8.3.2 Adjustable Output Voltage (FB)

The TPSM63602 has an adjustable output voltage range of 1 V to 16 V. Setting the output voltage requires two resistors,  $R_{FBT}$  and  $R_{FBB}$  (see [Figure 8-2](#)). Connect  $R_{FBT}$  between VOUT, at the regulation point, and the FB pin. Connect  $R_{FBB}$  between the FB pin and AGND (pin 10). The recommended value of  $R_{FBB}$  is 10 k $\Omega$ . The value for  $R_{FBT}$  can be calculated using [Equation 1](#). [Table 8-1](#) lists the standard resistor values for several output voltages and the recommended switching frequency. The minimum required output capacitance for each output voltage is also included in [Table 8-1](#). The capacitance values listed represent the effective capacitance, taking into account the effects of DC bias and temperature variation.

$$R_{FBT} [\text{k}\Omega] = R_{FBB} [\text{k}\Omega] \cdot \left( \frac{V_{OUT} [\text{V}]}{1\text{V}} - 1 \right) \quad (1)$$






図 8-2. FB Resistor Divider

表 8-1. Standard  $R_{FBT}$  Values, Recommended  $f_{SW}$  and Minimum  $C_{OUT}$

$V_{OUT}$ (V)	$R_{FBT}$ (k $\Omega$ ) <sup>(1)</sup>	Recommended $f_{SW}$ (kHz)	$C_{OUT(MIN)}$ ( $\mu$ F) (Effective)	$V_{OUT}$ (V)	$R_{FBT}$ (k $\Omega$ ) <sup>(1)</sup>	Recommended $f_{SW}$ (kHz)	$C_{OUT(MIN)}$ ( $\mu$ F) (Effective)
1.0	Short	400	300	3.3	23.2	800	40
1.2	2	500	200	5.0	40.2	1000	25
1.5	4.99	500	160	7.5	64.9	1300	20
1.8	8.06	600	120	10	90.9	1500	15
2.0	10	600	100	12	110	2000	5
2.5	15	750	65	15	140	2200	4
3.0	20	750	50	16	150	2200	3

(1)  $R_{FBB} = 10\text{ k}\Omega$

Note that higher feedback resistances consume less DC current, which is mandatory if light-load efficiency is critical. However,  $R_{FBT}$  larger than  $1\text{ M}\Omega$  is not recommended because the feedback path becomes more susceptible to noise. High feedback resistance generally requires more careful layout of the feedback path. It is important to keep the feedback trace as short as possible while keeping the feedback trace away from the noisy area of the PCB. For more layout recommendations, see [セクション 11](#).

### Fixed Output Voltage Variants

The TPSM63602V3 and TPSM63602V5 are the fixed output voltage variants of the module with 3.3-V and 5-V fixed output voltages, respectively. In these variants, the resistor feedback dividers are located internal to the module. Therefore, the FB pin can be connected directly to output voltage regulation point.

### 8.3.3 Input Capacitors

Input capacitors are required to limit the input ripple voltage to the module due to switching-frequency AC currents. TI recommends using ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. 式 2 gives the input capacitor RMS current. The highest input capacitor RMS current occurs at  $D = 0.5$ , at which point, the RMS current rating of the capacitors must be greater than half the output current.

$$I_{CIN,rms} = \sqrt{D \cdot \left( I_{OUT}^2 \cdot (1-D) + \frac{\Delta I_L^2}{12} \right)} \quad (2)$$

where

- $D = V_{OUT} / V_{IN}$  is the module duty cycle.

Ideally, the DC and AC components of the input current to the buck stage are provided by the input voltage source and the input capacitors, respectively. Neglecting inductor ripple current, the input capacitors source current of amplitude  $(I_{OUT} - I_{IN})$  during the  $D$  interval and sink  $I_{IN}$  during the  $1 - D$  interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. The resulting capacitive component of the AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, 式 3 gives the peak-to-peak ripple voltage amplitude.

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR} \quad (3)$$

式 4 gives the input capacitance required for a particular load current.

$$C_{IN} \geq \frac{D \cdot (1-D) \cdot I_{OUT}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT})} \quad (4)$$

where

- $\Delta V_{IN}$  is the input voltage ripple specification.

The TPSM63602 requires a minimum of  $2 \times 4.7\text{-}\mu\text{F}$  ceramic type input capacitance. Only use high-quality ceramic type capacitors with sufficient voltage and temperature rating. The ceramic input capacitors provide a low impedance source to the converter in addition to supplying the ripple current and isolating switching noise from other circuits. Additional capacitance can be required for applications with transient load requirements. The voltage rating of the input capacitors must be greater than the maximum input voltage. To compensate for the derating of ceramic capacitors, TI recommends a voltage rating of twice the maximum input voltage or placing multiple capacitors in parallel. 表 8-2 includes a preferred list of capacitors by vendor.

**表 8-2. Recommended Input Capacitors**

Vendor <sup>(1)</sup>	Dielectric	Part Number	Case Size	Capacitor Characteristics	
				Voltage Rating (V)	Capacitance ( $\mu\text{F}$ ) <sup>(2)</sup>
TDK	X7R	C3216X7R1H475K160AC	1206	50	4.7
Murata	X7R	GRM31CR71H475KA12L	1206	50	4.7
TDK	X7R	CGA6P3X7R1H475K250AB	1210	50	4.7
Murata	X7S	GCM31CC71H475KA03L	1206	50	4.7

- (1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table. See the [Third-Party Products Disclaimer](#).
- (2) Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature.)

### 8.3.4 Output Capacitors

表 8-1 lists the TPSM63602 minimum amount of required output capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, the package size, voltage rating, and dielectric material contribute to differences between the standard rated value and the actual effective value of the capacitance.

When adding additional capacitance above  $C_{OUT(MIN)}$ , the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two. See 表 8-3 for a preferred list of output capacitors by vendor.

**表 8-3. Recommended Output Capacitors**

Vendor <sup>(1)</sup>	Temperature Coefficient	Part Number	Case Size	Capacitor Characteristics	
				Voltage (V)	Capacitance ( $\mu\text{F}$ ) <sup>(2)</sup>
TDK	X7R	CGA5L1X7R1C106K160AC	1206	16	10
Murata	X7R	GCM31CR71C106KA64L	1206	16	10
TDK	X7R	C3216X7R1E106K160AB	1206	25	10
Murata	X7S	GCJ31CC71E106KA15L	1206	25	10

**表 8-3. Recommended Output Capacitors (continued)**

Vendor <sup>(1)</sup>	Temperature Coefficient	Part Number	Case Size	Capacitor Characteristics	
				Voltage (V)	Capacitance (μF) <sup>(2)</sup>
Murata	X6S	GRM31CC81E226K	1206	25	22
Murata	X7R	GRM32ER71E226M	1210	25	22

- (1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table. See the [Third-Party Products Disclaimer](#).  
(2) Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature.)

### 8.3.5 Switching Frequency (RT)

The switching frequency range of the TPSM63602 is 200 kHz to 2.2 MHz. The switching frequency can easily be set by connecting a resistor ( $R_{RT}$ ) between the RT pin and AGND. Use 式 5 to calculate the  $R_{RT}$  value for a desired frequency or simply select from 表 8-4. Note that a resistor value outside of the recommended range can cause the device to shut down. This prevents unintended operation if the RT pin is shorted to ground or left open. Do not apply a pulsed signal to this pin to force synchronization.

The switching frequency must be selected based on the output voltage setting of the device. See 表 8-4 for  $R_{RT}$  resistor values and the allowable output voltage range for a given switching frequency for common input voltages.


$$R_{RT} [\text{k}\Omega] = \frac{13.46}{F_{SW} [\text{MHz}]} - 0.44 \quad (5)$$

**表 8-4. Switching Frequency Versus Output Voltage ( $I_{OUT} = A$ )**

$F_{SW}$ (kHz)	$R_{RT}$ (kΩ)	$V_{IN} = 5 V$		$V_{IN} = 12 V$		$V_{IN} = 24 V$		$V_{IN} = 36 V$	
		$V_{OUT}$ Range (V)		$V_{OUT}$ Range (V)		$V_{OUT}$ Range (V)		$V_{OUT}$ Range (V)	
		Min	Max	Min	Max	Min	Max	Min	Max
200	66.5	1.0	2.0	1.0	2.0	1.0	1.5	1.0	1.5
400	33.2	1.0	3.0	1.0	4.0	1.0	3.3	1.2	3.0
600	22.1	1.0	3.5	1.0	6.0	1.5	6.0	1.8	5.0
800	16.5	1.0	3.5	1.0	7.0	1.5	9.0	2.5	7.0
1000	13.0	1.0	3.0	1.0	8.0	2.0	12.0	3.0	10.0
1200	10.7	1.0	3.0	1.5	9.0	2.5	13.0	3.5	14.0
1400	9.09	1.0	3.0	1.5	9.5	3.0	14.0	4.0	16.0
1600	8.06	1.0	3.0	1.5	9.0	3.0	15.0	4.5	16.0
1800	6.98	1.0	3.0	2.0	9.0	3.5	16.0	5.0	16.0
2000	6.34	1.2	2.5	2.0	9.0	4.0	16.0	5.5	16.0
2200	5.626	1.2	2.5	2.0	9.0	4.5	16.0	6.0	16.0

### 8.3.6 Output ON and OFF Enable (EN/SYNC) and $V_{IN}$ UVLO

The EN/SYNC pin provides precision ON and OFF control for the TPSM63602. Once the EN/SYNC pin voltage exceeds the threshold voltage and  $V_{IN}$  is above the minimum turn-on threshold, the device starts operation. The simplest way to enable the TPSM63602 is to connect EN/SYNC directly to  $V_{IN}$ , allowing the TPSM63602 to start up when  $V_{IN}$  is within its valid operating range. However, many applications benefit from the employment of an enable divider network as shown in [Figure 8-3](#), which establishes a precision input undervoltage lockout (UVLO). This can be used for sequencing, to prevent re-triggering the device when used with long input cables, or to reduce the occurrence of deep discharge of a battery power source. An external logic signal can also be used to drive the enable input to toggle the output on and off and for system sequencing or protection.



**Figure 8-3.  $V_{IN}$  UVLO Using the EN/SYNC Pin**

$R_{ENB}$  can be calculated using [Equation 6](#).

$$R_{ENB} [k\Omega] = R_{ENT} [k\Omega] \cdot \left( \frac{V_{EN\_RISE} [V]}{V_{IN(on)} [V] - V_{EN\_RISE} [V]} \right) \quad (6)$$

where


- $R_{ENT}$  is 100 k $\Omega$  (typical).
- $V_{EN}$  is 1.263 V (typical).
- $V_{IN(ON)}$  is the desired start-up input voltage.

#### Note

The EN/SYNC pin can also be used as an external synchronization clock input. See [Section 8.3.7](#) for additional information. A blanking time of 4  $\mu$ s to 28  $\mu$ s is applied to the enable logic after a clock edge is detected. To effectively disable the output, the EN/SYNC input must stay low for longer than 28  $\mu$ s. Any logic change within the blanking time is ignored. Blanking time is not applied when the device is in shutdown mode.


### 8.3.7 Frequency Synchronization (EN/SYNC)

The TPSM63602 can be synchronized to an external clock using the EN/SYNC pin. The synchronization frequency range is 200 kHz to 2.2 MHz. The internal oscillator can be synchronized by AC coupling a positive clock edge into the EN/SYNC pin, as shown in [Figure 8-4](#). It is recommended to keep the parallel combination value of  $R_{ENT}$  and  $R_{ENB}$  in the 100-k $\Omega$  range.  $R_{ENT}$  is required for synchronization, but  $R_{ENB}$  can be left open. The external clock must be off before start-up to allow proper start-up sequencing. After a valid synchronization signal is applied for 2048 cycles, the clock frequency changes to that of the applied signal.



**Figure 8-4. Typical Synchronization Using the EN/SYNC Pin**

Referring to [Figure 8-5](#), the AC-coupled voltage edge at the EN/SYNC pin must exceed the SYNC amplitude threshold,  $V_{EN\_SYNC}$ , of 2.4 V to trip the internal synchronization pulse detector. In addition, the minimum EN/SYNC rising pulse and falling pulse durations must be longer than the SYNC signal hold time,  $t_{SYNC\_EDGE}$ , of 100 ns and shorter than the minimum blanking time,  $t_B$ . A 3.3-V or higher amplitude pulse signal coupled through a 1-nF capacitor,  $C_{SYNC}$ , is suggested.



**Figure 8-5. Typical SYNC Waveform**


### 8.3.8 Power-Good Monitor (PG)

The TPSM63602 provides a PGOOD signal to indicate when the output voltage is within regulation. Use the PGOOD signal for output monitoring, fault protection, or start-up sequencing of downstream converters. The PGOOD pin voltage goes low when the feedback voltage is outside of the PGOOD thresholds. This occurs during the following:

- While the device is disabled
- In current limit
- In thermal shutdown
- During normal start-up, when the output voltage has not reach its regulation value

A glitch filter prevents false flag operation for short excursions (< 120  $\mu$ s typical) of the output voltage, such as during line and load transients.

PGOOD is an open-drain output that requires a pullup resistor to a DC supply not greater than 20 V. The typical range of pullup resistance is 10 kΩ to 100 kΩ. When EN is pulled low, the flag output is also forced low. With EN low, power good remains valid as long as the input voltage is above 1 V (typical). Use the PG signal for start-up sequencing of downstream regulators, as shown in [Figure 8-6](#), or for fault protection and output monitoring.




**Figure 8-6. TPSM63602 Sequencing Implementation Using PG and EN/SYNC**

### 8.3.9 Adjustable Switch-Node Slew Rate (RBOOT and CBOOT)

Adjust the switch-node slew rate of the TPSM63602 to slow the switch-node voltage rise time and improve EMI performance at high frequencies. However, slowing the rise time decreases efficiency. Take care to balance the improved EMI versus the decreased efficiency.

Internal to the device, a 100-Ω bootstrap resistor is connected between the RBOOT and CBOOT pins as shown in [Figure 8-7](#). Leaving these pins open incorporates the 100-Ω resistor into the BOOT circuit, slowing the SW voltage slew rate and optimizing EMI. However, if improved EMI is not required, connecting RBOOT to CBOOT shorts the internal resistor, resulting in higher efficiency. Placing a resistor across RBOOT and CBOOT allows adjustment of the internal resistor to balance EMI and efficiency.



**Figure 8-7. Internal BOOT Resistor**

### 8.3.10 Internal LDO, VCC Output, and VLDOIN Input

The TPSM63602 has an internal LDO to power internal circuitry. The VCC pin is the output of the internal LDO. This pin must not be used to power external circuitry. Connect a high-quality, 1-μF capacitor from this pin to AGND, close to the device pins. Do not load the VCC pin or short it to ground.

The VLDOIN pin is an optional input to the internal LDO. Connect an optional high quality 0.1- $\mu$ F to 1- $\mu$ F capacitor from this pin to ground for improved noise immunity.

The LDO generates the VCC voltage from one of the two inputs:  $V_{IN}$  or the VLDOIN input. When VLDOIN is tied to ground or below 3.1 V, the LDO is powered from  $V_{IN}$ . When VLDOIN is tied to a voltage higher than 3.1 V, the LDO input is powered from VLDOIN. VLDOIN voltage must be lower than both  $V_{IN}$  and 12.5 V.

The VLDOIN input is designed to reduce the LDO power loss. The LDO power loss is:

$$P_{LDO-LOSS} = I_{LDO} \times (V_{IN\_LDO} - V_{VCC}) \quad (7)$$

The higher the difference between the input and output voltages of the LDO, the more loss occurs to supply the same LDO output current. The VLDOIN input provides an option to supply the LDO with a lower voltage than  $V_{IN}$ , to reduce the difference of the input and output voltages of the LDO, and reduce power loss. For example, if the LDO current were 10 mA at a certain frequency with  $V_{IN} = 24$  V and  $V_{OUT} = 5$  V. The LDO loss with VLDOIN tied to ground is:

$$10 \text{ mA} \times (24 \text{ V} - 3.3 \text{ V}) = 207 \text{ mW} \quad (8)$$

The loss with VLDOIN tied to  $V_{OUT}$  (5 V) is:

$$10 \text{ mA} \times (5 \text{ V} - 3.3 \text{ V}) = 17 \text{ mW} \quad (9)$$

The efficiency improvement is more significant at light and mid loads because the LDO loss is a higher percentage of the total loss. The improvement is more significant with higher switching frequency because the LDO current is higher at higher switching frequency. The improvement is more significant when  $V_{IN} \gg V_{OUT}$  because the voltage difference is higher.

Figure 8-8 and Figure 8-9 show typical efficiency waveforms with VLDOIN powered by different input voltages.





Figure 8-8. Efficiency Improvements with VLDOIN ( $V_{OUT} = 5$  V)



### 8-9. Efficiency Improvements with VLDOIN ( $V_{OUT} = 12\text{ V}$ )

#### 8.3.11 Overcurrent Protection (OCP)

The TPSM63602 is protected from overcurrent conditions using cycle-by-cycle current limiting of the peak inductor current. The current is compared every switching cycle to the current limit threshold. During an overcurrent condition, the output voltage decreases.

The TPSM63602 employs hiccup overcurrent protection if there is an extreme overload. In hiccup mode, the regulator is shut down and kept off for 80 ms (typical) before the TPSM63602 tries to start again. If an overcurrent or short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions and prevents overheating and potential damage to the device. Once the fault is removed, the module automatically recovers and returns to normal operation.

#### 8.3.12 Thermal Shutdown

Thermal shutdown is an integrated self-protection used to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 168°C (typical) to prevent further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the TPSM63602 attempts to restart when the junction temperature falls to 158°C (typical).

## 8.4 Device Functional Modes

### 8.4.1 Shutdown Mode

The EN/SYNC pin provides ON and OFF control for the TPSM63602. When  $V_{EN/SYNC}$  is below approximately 0.4 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The input quiescent current in shutdown mode drops to 0.6  $\mu\text{A}$  (typical). The TPSM63602 also employs internal undervoltage protection. If the input voltage is below its UV threshold, the regulator remains off.

### 8.4.2 Standby Mode

The internal LDO has a lower enable threshold than the regulator itself. When  $V_{EN/SYNC}$  is above 1.1 V (maximum) and below the precision enable threshold of 1.263 V (typical), the internal LDO is on and regulating. The precision enable circuitry is turned on once the internal  $V_{CC}$  is above its UVLO threshold. The switching action and voltage regulation are not enabled until  $V_{EN/SYNC}$  rises above the precision enable threshold.

### 8.4.3 Active Mode

The TPSM63602 is in active mode when  $V_{IN}$  and  $V_{EN/SYNC}$  are above their relevant thresholds and no fault conditions are present. The simplest way to enable the operation is to connect the EN/SYNC pin to  $V_{IN}$ , which allows self-start-up when the applied input voltage exceeds the minimum start-up voltage.



## 9 Applications and Implementation

### Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The TPSM63602 only requires a few external components to convert from a wide range of supply voltages to a fixed output voltage. The following section describes the design procedure to configure the TPSM63602 power module. To expedite and streamline the design process, WEBENCH® online software is available to generate complete designs, leveraging iterative design procedures and access to comprehensive component databases. To expedite and streamline the design process for a TPSM63602-based regulator, a comprehensive TPSM63602 [quickstart calculator](#).

As mentioned previously, the TPSM63602 also integrates several optional features to meet system design requirements, including the following:

- Precision enable with hysteresis
- External adjustable UVLO
- Adjustable SW node slew rate
- A power-good indicator

The following application circuits show the TPSM63602 configuration options suitable for several application use cases. Refer to the [TPSM63603EVM User's Guide](#) for more detail.

### 9.2 Typical Applications

The following designs show sample typical applications and design procedures to implement the TPSM63602.

#### 9.2.1 Design 1 — 2-A Synchronous Buck Regulator for Industrial Applications

Figure 9-1 shows the schematic diagram of a 5-V, 2-A buck regulator with a switching frequency of 1 MHz. The nominal input voltage for the sample design is 24 V. A 13-kΩ  $R_{RT}$  resistor sets the free-running switching frequency at 1 MHz. An optional SYNC input signal allows adjustment of the switching frequency for this specific application.




Figure 9-1. Circuit Schematic

### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in 表 9-1 as the input parameters and follow the design procedures in セクション 9.2.1.2.

**表 9-1. Design Example Parameters**

Design Parameter	Value
Input voltage	24 V
Output voltage	5 V
Output current	0 A to 2 A
Switching frequency	1 MHz

表 9-2 gives the selected buck module power-stage components with availability from multiple vendors. This design uses an all-ceramic output capacitor implementation.

**表 9-2. List of Materials for Application Circuit 1**

Reference Designator	Qty	Specification	Manufacturer <sup>(1)</sup>	Part Number
C <sub>IN1</sub> , C <sub>IN2</sub>	2	4.7 μF, 50 V, X7R, 1210, ceramic	Taiyo Yuden	UMK325B7475KN-TR
			TDK	CGA6P3X7R1H475K250AB
		4.7 μF, 100 V, X7S, 1206, ceramic	Murata	GRM31CC72A475KE11L
C <sub>OUT1</sub> , C <sub>OUT2</sub>	2	47 μF, 10 V, X7R, 1210, ceramic	Murata	GRM32ER71A476ME15L
			AVX	1210ZC476MAT2A
C <sub>VCC</sub>	1	1 μF, 16 V, X7R, 0603, ceramic	Murata	GCM188R71C105KA64J
		1 μF, 16 V, X5R, 0402, ceramic	Taiyo Yuden	EMK105BJ105KVHF
U <sub>1</sub>	1	TPSM63602 36-V, 2-A synchronous buck module	Texas Instruments	TPSM63602RDLR

(1) See the [Third-Party Products Disclaimer](#).

More generally, the TPSM63602 module is designed to operate with a wide range of external components and system parameters. However, the integrated loop compensation is optimized for a certain range of output capacitance.

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM63602 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

#### 9.2.1.2.2 Output Voltage Setpoint

The output voltage of the TPSM63602 device is externally adjustable using a resistor divider. The recommended value of  $R_{FBB}$  is 10 kΩ. The value for  $R_{FBB}$  can be selected from 表 8-1 or calculated using 式 10:

$$R_{\text{FBT}} [\text{k}\Omega] = R_{\text{FBB}} [\text{k}\Omega] \cdot \left( \frac{V_{\text{OUT}} [\text{V}]}{1\text{V}} - 1 \right) \quad (10)$$

For the desired output voltage of 5 V, the formula yields a value of 40.2 k $\Omega$ . Choose the closest available standard value of 40.2 k $\Omega$  for  $R_{\text{FBT}}$ .

#### 9.2.1.2.3 Switching Frequency Selection

The recommended switching frequency for standard output voltages can be found in [表 8-1](#). For a 5-V output, the recommended switching frequency is 1 MHz. To set the switching frequency to 1 MHz, connect a 13.0-k $\Omega$  resistor between the RT pin and AGND.

#### 9.2.1.2.4 Input Capacitor Selection

The TPSM63602 requires a minimum input capacitance of  $2 \times 4.7\text{-}\mu\text{F}$  ceramic type. High-quality ceramic type capacitors with sufficient voltage and temperature rating are required. The voltage rating of input capacitors must be greater than the maximum input voltage.

For this design, select two 4.7- $\mu\text{F}$ , 50-V, 1210 case size, ceramic capacitors.

#### 9.2.1.2.5 Output Capacitor Selection

For a 5-V output, the TPSM63602 requires a minimum of 25  $\mu\text{F}$  of effective output capacitance for proper operation (see [表 8-1](#)). High-quality ceramic type capacitors with sufficient voltage and temperature rating are required. Additional output capacitance can be added to reduce ripple voltage or for applications with transient load requirements.


For this design example, select two 47- $\mu\text{F}$ , 10-V, 1210 case size, ceramic capacitors, which have a total effective capacitance of approximately 48  $\mu\text{F}$  at 5 V.

#### 9.2.1.2.6 Other Connections


- Short RBOOT to CBOOT for best efficiency.
- Connect VLDOIN to VOUT to improve efficiency.
- Place a 1- $\mu\text{F}$  capacitor between the VCC pin and PGND, located near to the device.

### 9.2.1.3 Application Curves


Unless otherwise indicated,  $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{OUT} = 2\text{ A}$ , and  $f_{SW} = 1\text{ MHz}$




**9-2. Start-Up Waveforms**




**9-3. Shutdown Waveforms**




**9-4. Load Transient, 0 A to 2 A, 1 A/ $\mu$ s**




**9-5. Load Transient, 1 A to 2 A, 1 A/ $\mu$ s**




**9-6. Load Transient, 0 A to 2 A, 1 A/ $\mu$ s**




**9-7. Load Transient, 1 A to 2 A, 1 A/ $\mu$ s**




9-8. Thermal Image,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $f_{SW} = 1\text{ MHz}$ ,  $I_{OUT} = 2\text{ A}$



9-9. Thermal Image,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $f_{SW} = 1\text{ MHz}$ ,  $I_{OUT} = 2\text{ A}$



9-10. Thermal Image,  $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $f_{SW} = 1\text{ MHz}$ ,  $I_{OUT} = 2\text{ A}$



9-11. Thermal Image,  $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $f_{SW} = 1\text{ MHz}$ ,  $I_{OUT} = 2\text{ A}$

## 9.2.2 Design 2 — Inverting Buck-Boost Regulator with a –5-V Output

Figure 9-12 shows the schematic diagram of a –5-V inverting buck-boost regulator with a switching frequency of 1 MHz. The input voltage range for the sample design is 12 V to 24 V.




Figure 9-12. Circuit Schematic

### 9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-3 as the input parameters and follow the design procedures in Section 9.2.2.2.

Table 9-3. Design Example Parameters

Design Parameter	Value
Input voltage	12 to 24 V
Output voltage	–5 V
Output current	0 A to 1 A
Switching frequency	1 MHz

Table 9-4 gives the selected module power-stage components with availability from multiple vendors. This design uses an all-ceramic output capacitor implementation.

Table 9-4. List of Materials for Application Circuit 2

Reference Designator	Qty	Specification	Manufacturer <sup>(1)</sup>	Part Number
C <sub>IN1</sub> , C <sub>IN2</sub> , C <sub>IN3</sub>	3	4.7 µF, 50 V, X7R, 1210, ceramic	Taiyo Yuden	UMK325B7475KN-TR
		4.7 µF, 50 V, X7S, 1206, ceramic	TDK	CGA6P3X7R1H475K250AB
		4.7 µF, 50 V, X7S, 1206, ceramic	Murata	GCM31CC71H475KA03K
C <sub>OUT1</sub> , C <sub>OUT2</sub>	2	47 µF, 10 V, X7R, 1210, ceramic	Murata	GRM32ER71A476ME15L
			AVX	1210ZC476MAT2A
C <sub>VCC</sub>	1	1 µF, 16 V, X7R, 0603, ceramic	Murata	GCM188R71C105KA64J
U <sub>1</sub>	1	TPSM63602 36-V, 2-A synchronous buck module	Texas Instruments	TPSM63602RDLR

More generally, the TPSM63602 module is designed to operate with a wide range of external components and system parameters. However, the integrated loop compensation is optimized for a certain range of output capacitance.

### 9.2.2.2 Detailed Design Procedure

#### 9.2.2.2.1 Output Voltage Setpoint

The output voltage of the TPSM63602 device is externally adjustable using a resistor divider. The recommended value of  $R_{FBB}$  is 10 k $\Omega$ . Calculate the value for  $R_{FBT}$  using 式 11.

$$R_{FBT} [k\Omega] = R_{FBB} [k\Omega] \cdot \left( \frac{V_{OUT} [V]}{1V} - 1 \right) \quad (11)$$

For the desired output voltage of –5 V, enter the absolute value of 5 V for  $V_{OUT}$  in 式 11. The formula yields a value of 40.2 k $\Omega$ . Choose the closest available standard value of 40.2 k $\Omega$  for  $R_{FBT}$ .

#### 9.2.2.2.2 IBB Maximum Output Current

The achievable output current with an [IBB topology](#) using the TPSM63602 is:

$$I_{OUT(max)} = I_{LDC(max)} \times (1 - D) \quad (12)$$

where

- $I_{LDC(max)}$  = 2 A is the rated current of the module.
- $D = |V_{OUT}| / (V_{IN} + |V_{OUT}|)$  is the module duty cycle.

Therefore, in the case of  $V_{IN} = 12$  V and  $V_{OUT} = -5$  V, the maximum output current is 1.4 A.

#### 9.2.2.2.3 Switching Frequency Selection

To set the switching frequency to 1 MHz, connect a 13.0-k $\Omega$  resistor between the RT pin and AGND pins of the module based on 式 5.

#### 9.2.2.2.4 Input Capacitor Selection

The TPSM63602 requires a minimum input capacitance of  $2 \times 4.7$ - $\mu$ F ceramic type between the VIN pins and PGND pins as close as possible to the module. High-quality ceramic type capacitors with sufficient voltage and temperature rating are required. In an inverting buck-boost configuration, the maximum voltage between VIN and PGND pin of the module is equal to  $V_{IN} + |V_{OUT}|$ .

For this design, two 4.7- $\mu$ F, 50-V, 1210 case size, ceramic capacitors are selected.

#### 9.2.2.2.5 Output Capacitor Selection

The TPSM63602 requires a minimum of 25  $\mu$ F of effective output capacitance for proper operation. High-quality ceramic type capacitors with sufficient voltage and temperature rating are required. Additional output capacitance can be added to reduce ripple voltage or for applications with transient load requirements.

For this design example, two 47- $\mu$ F, 10-V, 1210 case size, ceramic capacitors are used, which have a total effective capacitance of approximately 48  $\mu$ F at 5 V.

#### 9.2.2.2.6 Other Connections

Short RBOOT to CBOOT and connect VLDOIN to VOUT for the best efficiency.

Place a 1- $\mu$ F capacitor between the VCC pin and PGND, located near to the device.

The right-half-plane zero of an IBB topology is at its lowest frequency at minimum input voltage. However, it does not appear at low frequency for a –5-V output and has minimal effect on the loop response for this application.


In an inverting buck-boost configuration, the input capacitor,  $C_{IN}$ , and output capacitor,  $C_{OUT}$ , can form an AC capacitive divider during a fast  $V_{IN}$  transient or hot-plugged event at the input. This event will result in a positive voltage spike at the output that can disturb the load. In this case, an optional Schottky diode can be installed between –VOUT and GND as shown in 图 9-12 to clamp the output spike.

### 9.2.2.2.7 EMI


The TPSM63602 is compliant with EN55011 radiated emissions. [9-13](#), [9-14](#), and [9-15](#) show typical examples of radiated emission plots for the TPSM63603, which is in the same family of parts. The graphs include the plots of the antenna in the horizontal and vertical positions.

#### 9.2.2.2.7.1 EMI Plots

EMI plots were measured using the standard TPSM63603EVM.




**9-13. Radiated Emissions, 24-V Input, 5-V Output, 3-A Load**



**9-14. Radiated Emissions, 24-V Input, 5-V Output, 3-A Load, Spread Spectrum**





**9-15. Radiated Emissions, 24-V Input, 3.3-V Output, 3-A Load**

## 10 Power Supply Recommendations

The TPSM63602 buck module is designed to operate over a wide input voltage range of 3 V to 36 V. The characteristics of the input supply must be compatible with the [Absolute Maximum Ratings](#) and [Recommended Operating Conditions](#) in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator circuit. Estimate the average input current with [式 13](#).

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta} \quad (13)$$

where

- $\eta$  is efficiency.

If the module is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on module operation. More specifically, the parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit, possibly resulting in instability, voltage transients, or both, each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the module is operating close to the minimum input voltage, this dip can cause false UVLO triggering and a system reset.

The best way to solve such issues is to reduce the distance from the input supply to the module and use an electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps damp the input resonant circuit and reduce any overshoot or undershoot at the input. A capacitance in the range of 47  $\mu$ F to 100  $\mu$ F is usually sufficient to provide input parallel damping and helps hold the input voltage steady during large load transients. A typical ESR of 0.1  $\Omega$  to 0.4  $\Omega$  provides enough damping for most input circuit configurations.

## 11 Layout


The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. Use the following guidelines to design a PCB with the best power conversion performance, optimal thermal performance, and minimal generation of unwanted EMI.

### 11.1 Layout Guidelines


To achieve optimal electrical and thermal performance, an optimized PCB layout is required. [11-1](#) and [11-2](#) show a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high-frequency noise.
- Locate additional output capacitors between the ceramic capacitors and the load.
- Connect AGND to PGND at a single point.
- Place  $R_{FBT}$  and  $R_{FBB}$  as close as possible to the FB pin.
- Use multiple vias to connect the power planes to internal layers.

### 11.2 Layout Example



[11-1](#). Typical Top-Layer Layout



[11-2](#). Typical Top Layer

#### 11.2.1 Package Specifications

表 11-1. Package Specifications Table

TPSM63602		Value	Unit
Weight		123	mg
Flammability	Meets UL 94 V-0		
MTBF calculated reliability	Per Bellcore TR-332, 50% stress, $T_A = 40^\circ\text{C}$ , ground benign	84	MHrs

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.1.2 Development Support

With an input operating voltage from 3 V to 36 V and rated output current from 2 A to 6 A, the TPSM63602, TPSM63603, TPSM63604, and TPSM63606 family of synchronous buck power modules specified in [表 12-1](#) provides flexibility, scalability and optimized solution size for a range of applications. These modules enable DC/DC solutions with high density, low EMI and increased flexibility. Available EMI mitigation features include pseudo-random spread spectrum (PRSS), RBOOT-configured switch-node slew rate control, and integrated input bypass capacitors. All modules are rated for an ambient temperature up to 105°C.

**表 12-1. Synchronous Buck DC/DC Power Module Family**

DC/DC Module	Rated I <sub>OUT</sub>	Package	Dimensions	Features	EMI Mitigation
<a href="#">TPSM63602</a>	2 A	B0QFN (30)	4.0 × 6.0 × 1.8 mm	RT adjustable f <sub>sw</sub> , external synchronization	PRSS, RBOOT, integrated input and BOOT capacitors
<a href="#">TPSM63603</a>	3 A				
<a href="#">TPSM63604</a>	4 A	B3QFN (20)	5.0 × 5.5 × 4.0 mm		PRSS, RBOOT, integrated input, VCC and BOOT capacitors
<a href="#">TPSM63606</a>	6 A				

For development support, see the following:

- [TPSM63602 Quickstart Calculator](#)
- [TPSM63602 Simulation Models](#)
- [TPSM63603 and TPSM63603S EVM User's Guide](#)
- [TPSM63603 Altium Layout Design Files](#)
- For TI's reference design library, visit the [TI Reference Design library](#).
- For TI's WEBENCH Design Environment, visit the [WEBENCH® Design Center](#).
- To design a low-EMI power supply, review TI's comprehensive [EMI Training Series](#).
- To design an inverting buck-boost (IBB) regulator, visit [DC/DC inverting buck-boost modules](#).
- TI Reference Designs:
  - [Multiple Output Power Solution For Kintex 7 Application](#)
  - [Arria V Power Reference Design](#)
  - [Altera Cyclone V SoC Power Supply Reference Design](#)
  - [Space-optimized DC/DC Inverting Power Module Reference Design With Minimal BOM Count](#)
  - [3- To 11.5-V<sub>IN</sub>, -5-V<sub>OUT</sub>, 1.5-A Inverting Power Module Reference Design For Small, Low-noise Systems](#)
- Technical Articles:
  - [Powering Medical Imaging Applications With DC/DC Buck Converters](#)
  - [How To Create A Programmable Output Inverting Buck-boost Regulator](#)
- To view a related device of this product, see the [LM61460 36-V, 6-A synchronous buck converter](#).

#### 12.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM63602 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

## 12.2 Documentation Support

### 12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Innovative DC/DC Power Modules](#) selection guide
- Texas Instruments, [Enabling Small, Cool and Quiet Power Modules with Enhanced HotRod™ QFN Package Technology](#) white paper
- Texas Instruments, [Benefits and Trade-offs of Various Power-Module Package Options](#) white paper
- Texas Instruments, [Simplify Low EMI Design with Power Modules](#) white paper
- Texas Instruments, [Power Modules for Lab Instrumentation](#) white paper
- Texas Instruments, [An Engineer's Guide To EMI In DC/DC Regulators](#) e-book
- Texas Instruments, [Soldering Considerations for Power Modules](#) application report
- Texas Instruments, [Practical Thermal Design With DC/DC Power Modules](#) application report
- Texas Instruments, [Using New Thermal Metrics](#) application report
- Texas Instruments, [AN-2020 Thermal Design By Insight, Not Hindsight](#) application report
- Texas Instruments, [Using the TPSM53602, TPSM53603, and TPSM53604 for Negative Output Inverting Buck-Boost Applications](#) application report

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#)を参照してください。

### 12.5 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM63602RDHR	ACTIVE	B0QFN	RDH	30	3000	RoHS Exempt & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	63602	<a href="#">Samples</a>
TPSM63602V3RDHR	ACTIVE	B0QFN	RDH	30	3000	RoHS Exempt & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	63602V3	<a href="#">Samples</a>
TPSM63602V5RDHR	ACTIVE	B0QFN	RDH	30	3000	RoHS Exempt & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	63602V5	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# RDH0030A



# PACKAGE OUTLINE

## B0QFN - 1.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4226150/B 01/2022

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE BOARD LAYOUT


RDH0030A

B0QFN - 1.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4226150/B 01/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RDH0030A

B0QFN - 1.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 27 & 30:  
 94% PRINTED SOLDER COVERAGE BY AREA

EXPOSED PAD 28 & 29  
 87% PRINTED SOLDER COVERAGE BY AREA

SCALE:15X

4226150/B 01/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated