TEXAS INSTRUMENTS

TS3A5017

JAJSG58G−JANUARY 2005−REVISED JANUARY 2019

TS3A5017 デュアルSP4Tアナログ・スイッチ/マルチプレクサ/デマルチプレクサ

1 特長

- パワーダウン・モードでの絶縁、$V_+ = 0$
- 低いオン抵抗
- 低い電荷注入
- 非常に優れたオン抵抗マッチング
- 低い全高調波歪(THD)
- 2.3V～3.6Vの単電源で動作
- JESD 78, Class II準拠で100mA超のラッチアップ性能
- ESD性能はJESD 22に準拠しテスト済み
  - 人体モデルで1500V(A114-B、Class II)
  - 荷電デバイス・モデルで1000V (C101)

2 アプリケーション

- サンプル・アンド・ホールド回路
- バッテリ駆動の機器
- オーディオおよびビデオ信号のルーティング
- 通信用回路

3 概要

TS3A5017デバイスはデュアル単極4投(4:1)アナログ・スイッチで、2.3V～3.6Vで動作するよう設計されています。このデバイスはデジタルとアナログの両方の信号を処理でき、V_+までの信号をどちらの方向にも転送できます。

製品情報[1]

型番	パッケージ	本体サイズ（公称）
TS3A5017	SOIC (16)	9.90mm×3.90mm
	SSOP (16)	4.90mm×3.90mm
	TSSOP (16)	5.00mm×4.40mm
	TVSOP (16)	4.40mm×3.60mm
	UQFN (16)	2.50mm×1.80mm
	VQFN (16)	4.00mm×3.50mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

ブロック図

目次

4 改訂履歴

Revision F (October 2018) から **Revision G** に変更   **Page**

- 「特長」の「人体モデルで2000V」を「人体モデルで1500V」に変更.. 1
- Changed the HBM value From: ±2000 V To: ±1500 V in the *ESD Ratings*.. 4

Revision E (April 2015) から **Revision F** に変更   **Page**

- Changed the X_{TALK} MAX value From:–49 dB To – 69 dB in the *Electrical Characteristics for 3.3-V Supply*........................ 6

Revision D (December 2008) から **Revision E** に変更   **Page**

- 「アプリケーション」セクション、「製品情報」表、「ピン機能」表、「*ESD定格*」表、「*熱に関する情報*」表、「*代表的特性*」セクション、「*機能説明*」セクション、「*デバイスの機能モード*」セクション、「*アプリケーションと実装*」セクション、「*電源に関する推奨事項*」セクション、「*レイアウト*」セクション、「*デバイスおよびドキュメントのサポート*」セクション、「*メカニカル、パッケージ、および注文情報*」セクションを追加 1
- 「*注文情報*」表を 削除.. 1

5 Pin Configuration and Functions

D, DBQ, DGV, and PW Package
16-Pin SOIC, SSOP, TVSOP and TSSOP
(Top View)

RGY Package
16-Pin VQFN
(Top View)

If exposed center pad is used, it must be connected as a secondary ground or left electrically open.

RSV Package
16-Pin UQFN
(Top View)

**Pin Functions**

PIN			TYPE	DESCRIPTION
NAME	SOIC, SSOP, TVSOP, TSSOP, VQFN NO.	UQFN NO.		
1D	7	5	I/O	Common path for switch 1
1$\overline{\text{EN}}$	1	15	I	Active-low enable for switch 1
1S1	6	4	I/O	Switch 1 channel 1
1S2	5	3	I/O	Switch 1 channel 2
1S3	4	2	I/O	Switch 1 channel 3
1S4	3	1	I/O	Switch 1 channel 4
2D	9	7	I/O	Common path for switch 2
2$\overline{\text{EN}}$	15	13	I	Active-low enable for switch 2
2S1	10	8	I/O	Switch 2 channel 1
2S2	11	9	I/O	Switch 2 channel 2
2S3	12	10	I/O	Switch 2 channel 3
2S4	13	11	I/O	Switch 2 channel 4
GND	8	6	–	Ground
IN1	14	12	I	Switch 1 input select
IN2	2	16	I	Switch 2 input select
V+	16	14	–	Supply voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1][2]

			MIN	MAX	UNIT
V_+	Supply voltage[3]		−0.5	4.6	V
V_S, V_D	Analog voltage[3][4]		−0.5	4.6	V
I_{SK}, I_{DK}	Analog port clamp current	V_S, V_D < 0	−50		mA
I_S, I_D	ON-state switch current	V_S, V_D = 0 to 7 V	−128	128	mA
V_I	Digital input voltage		−0.5	4.6	V
I_{IK}	Digital input clamp current[3][4]	V_I < 0	−50		mA
I_+	Continuous current through V_+			100	mA
I_{GND}	Continuous current through GND		−100		mA
T_{stg}	Storage temperature		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
(3) All voltages are with respect to ground, unless otherwise specified.
(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±1500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{I/O}$	Switch input/output voltage range	0	3.6	V
V+	Supply voltage range	2.3	3.6	V
V_I	Control input voltage range	0	3.6	V
T_A	Operating Temperature Range	−40	85	°C

6.4 Thermal Information

		TS3A5018						
THERMAL METRIC[1]		D (SOIC)	DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGY (VQFN)	RSV (UQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	120	108	91.6	184	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics for 3.3-V Supply

V_+ = 2.7 V to 3.6 V, T_A = –40°C to 85°C (unless otherwise noted)[1]

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch									
V_D, V_S	Analog signal range					0		V_+	V
r_{on}	ON-state resistance	$0 \leq V_S \leq V_+$, I_D = –32 mA,	Switch ON, see Figure 12	25°C	3 V		11	12	Ω
				Full				14	
Δr_{on}	ON-state resistance match between channels	V_S = 2.1 V, I_D = –32 mA,	Switch ON, see Figure 12	25°C	3 V		1	2	Ω
				Full				3	
$r_{on(flat)}$	ON-state resistance flatness	$0 \leq V_S \leq V_+$, I_D = –32 mA,	Switch ON, see Figure 12	25°C	3 V		7	9	Ω
				Full				10	
$I_{S(OFF)}$	S OFF leakage current	V_S = 1 V, V_D = 3 V, or V_S = 3 V, V_D = 1 V,	Switch OFF, see Figure 13	25°C	3.6 V	–0.1	0.05	0.1	μA
				Full		–0.2		0.2	
$I_{SPWR(OFF)}$		V_S = 0 to 3.6 V, V_D = 3.6 V to 0,		25°C	0 V	–1	0.5	1	
				Full		–5		5	
$I_{D(OFF)}$	D OFF leakage current	V_S = 1 V, V_D = 3 V, or V_S = 3 V, V_D = 1 V,	Switch OFF, see Figure 13	25°C	3.6 V	–0.1	0.05	0.1	μA
				Full		–0.2		0.2	
$I_{DPWR(OFF)}$		V_D = 0 to 3.6 V, V_S = 3.6 V to 0,		25°C	0 V	–1	0.5	1	
				Full		–5		5	
$I_{S(ON)}$	S ON leakage current	V_S = 1 V, V_D = Open, or V_S = 3 V, V_D = Open,	Switch ON, see Figure 14	25°C	3.6 V	–0.1	0.05	0.1	μA
				Full		–0.2		0.2	
$I_{D(ON)}$	D ON leakage current	V_D = 1 V, V_S = Open, or V_D = 3 V, V_S = Open,	Switch ON, see Figure 14	25°C	3.6 V	–0.1	0.05	0.1	μA
				Full		–0.2		0.2	
Digital Control Inputs (IN1, IN2, $\overline{EN}$)[2]									
V_{IH}	Input logic high			Full		2		V_+	V
V_{IL}	Input logic low			Full		0		0.8	V
I_{IH}, I_{IL}	Input leakage current	V_I = V_+ or 0		25°C	3.6 V	–1	0.05	1	μA
				Full		–1		1	
Q_C	Charge injection	V_{GEN} = 0, R_{GEN} = 0, C_L = 0.1 nF,	See Figure 21	25°C	3.3 V		5		pC
$C_{S(OFF)}$	S OFF capacitance	V_S = V_+ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		4.5		pF
$C_{D(OFF)}$	D OFF capacitance	V_D = V_+ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		19		pF
$C_{S(ON)}$	S ON capacitance	V_S = V_+ or GND, Switch ON,	See Figure 15	25°C	3.3 V		25		pF
$C_{D(ON)}$	D ON capacitance	V_D = V_+ or GND, Switch ON,	See Figure 15	25°C	3.3 V		25		pF
C_I	Digital input capacitance	V_I = V_+ or GND,	See Figure 15	25°C	3.3 V		2		pF
BW	Bandwidth	R_L = 50 Ω, Switch ON,	See Figure 17	25°C	3.3 V		165		MHz
O_{ISO}	OFF isolation	R_L = 50 Ω, f = 1 MHz,	See Figure 18	25°C	3.3 V		–69		dB

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics for 3.3-V Supply (continued)

V_+ = 2.7 V to 3.6 V, T_A = –40°C to 85°C (unless otherwise noted)[1]

	PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
X_{TALK}	Crosstalk	R_L = 50 Ω, f = 1 MHz,	See Figure 19	25°C	3.3 V		−69		dB
$X_{TALK(ADJ)}$	Crosstalk adjacent	R_L = 50 Ω, f = 1 MHz,	See Figure 20	25°C	3.3 V		−74		dB
THD	Total harmonic distortion	R_L = 600 Ω, C_L = 50 pF,	f = 20 Hz to 20 kHz, see Figure 22	25°C	3.3 V		0.21%		
Supply									
I_+	Positive supply current	V_I = V_+ or GND,	Switch ON or OFF	25°C	3.6 V		2.5	7	μA
				Full				10	

6.6 Electrical Characteristics for 2.5-V Supply

V_+ = 2.3 V to 2.7 V, T_A = –40°C to 85°C (unless otherwise noted)[1]

	PARAMETER	TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch									
V_D, V_S	Analog signal range					0		V_+	V
r_{on}	ON-state resistance	$0 ≤ V_S ≤ V_+$, I_D = −24 mA,	Switch ON, see Figure 12	25°C	2.3 V		20.5	22	Ω
				Full				24	
$Δr_{on}$	ON-state resistance match between channels	V_S = 1.6 V, I_D = −24 mA,	Switch ON, see Figure 12	25°C	2.3 V		1	2	Ω
				Full				3	
$r_{on(flat)}$	ON-state resistance flatness	$0 ≤ V_S ≤ V_+$, I_D = −24 mA,	Switch ON, see Figure 12	25°C	2.3 V		16	18	Ω
				Full				20	
$I_{S(OFF)}$	S OFF leakage current	V_S = 0.5 V, V_D = 2.2 V, or V_S = 2.2 V, V_D = 0.5 V,	Switch OFF, see Figure 13	25°C	2.7 V	−0.1	0.05	0.1	μA
				Full		−0.2		0.2	
$I_{SPWR(OFF)}$		V_S = 0 to 2.7 V, V_D = 2.7 V to 0,		25°C	0 V	−1	0.5	1	
				Full		−5		5	
$I_{D(OFF)}$	D OFF leakage current	V_S = 0.5 V, V_D = 2.2 V, or V_S = 2.2 V, V_D = 0.5V,	Switch OFF, see Figure 13	25°C	2.7 V	−0.1	0.05	0.1	μA
				Full		−0.2		0.2	
$I_{DPWR(OFF)}$		V_D = 0 to 2.7 V, V_S = 2.7 V to 0,		25°C	0 V	−1	0.5	1	
				Full		−5		5	
$I_{S(ON)}$	S ON leakage current	V_S = 0.5 V, V_D = Open, or V_S = 2.2 V, V_D = Open,	Switch ON, see Figure 14	25°C	2.7 V	−0.1	0.05	0.1	μA
				Full		−0.2		0.2	
$I_{D(ON)}$	D ON leakage current	V_D = 0.5 V, V_S = Open, or V_D = 2.2 V, V_S = Open,	Switch ON, see Figure 14	25°C	2.7 V	−0.1	0.05	0.1	μA
				Full		−0.2		0.2	
Digital Control Inputs (IN1, IN2, $\overline{EN}$)[2]									
V_{IH}	Input logic high			Full		1.7		V_+	V
V_{IL}	Input logic low			Full		0		0.7	V
I_{IH}, I_{IL}	Input leakage current	V_I = V_+ or 0		25°C	2.7 V	−1	0.05	1	μA
				Full		−1		1	
Q_C	Charge injection	V_{GEN} = 0, R_{GEN} = 0, C_L = 0.1 nF,	See Figure 21	25°C	2.5 V				pC
$C_{S(OFF)}$	S OFF capacitance	V_S = V_+ or GND, Switch OFF,	See Figure 15	25°C	2.5 V		4.5		pF

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics for 2.5-V Supply (continued)

V_+ = 2.3 V to 2.7 V, T_A = –40°C to 85°C (unless otherwise noted)[1]

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
$C_{D(OFF)}$	D OFF capacitance	$V_D = V_+$ or GND, Switch OFF,	See Figure 15	25°C	2.5 V		18.5		pF
$C_{S(ON)}$	S ON capacitance	$V_S = V_+$ or GND, Switch ON,	See Figure 15	25°C	2.5 V		24		pF
$C_{D(ON)}$	D ON capacitance	$V_D = V_+$ or GND, Switch ON,	See Figure 15	25°C	2.5 V		24		pF
C_I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 15	25°C	2.5 V		2		pF
BW	Bandwidth	R_L = 50 Ω, Switch ON,	See Figure 17	25°C	2.5 V		165		MHz
O_{ISO}	OFF isolation	R_L = 50 Ω, f = 1 MHz,	See Figure 18	25°C	2.5 V		–69		dB
X_{TALK}	Crosstalk	R_L = 50 Ω, f = 1 MHz,	See Figure 19	25°C	2.5 V		–69		dB
$X_{TALK(ADJ)}$	Crosstalk adjacent	R_L = 50 Ω, f = 1 MHz,	See Figure 20	25°C	2.5 V		–74		dB
THD	Total harmonic distortion	R_L = 600 Ω, C_L = 50 pF,	f = 20 Hz to 20 kHz, see Figure 22	25°C	2.5 V		0.29%		
Supply									
I_+	Positive supply current	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	2.7 V		2.5	7	μA
				Full				10	

6.7 Switching Characteristics for 3.3-V supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
t_{ON}	Turnon time	V_D = 2 V, R_L = 300 Ω,	C_L = 35 pF, see Figure 16	25°C	3.3 V	1	5	9.5	ns
				Full	3 V to 3.6 V	1		10.5	
t_{OFF}	Turnoff time	V_D =2 V, R_L = 300 Ω,	C_L = 35 pF, see Figure 16	25°C	3.3 V	0.5	1.5	3.5	ns
				Full	3 V to 3.6 V	0.5		4.5	

6.8 Switching Characteristics for 2.5-V supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A	V_+	MIN	TYP	MAX	UNIT
t_{ON}	Turnon time	V_{COM} = 2 V, R_L = 300 Ω,	C_L = 35 pF, see Figure 16	25°C	2.5 V	1.5	5	8	ns
				Full	2.3 V to 2.7 V	1		10	
t_{OFF}	Turnoff time	V_{COM} =2 V, R_L = 300 Ω,	C_L = 35 pF, see Figure 16	25°C	2.5 V	0.3	2	4.5	ns
				Full	2.3 V to 2.7 V	0.3		6	

## 6.9 Typical Characteristics

Figure 1. r_{on} vs V_{COM}

Figure 2. r_{on} vs V_{COM} (V_+ = 3.3 V)

Figure 3. r_{on} vs V_{COM} (V_+ = 2.5 V)

Figure 4. Leakage Current vs Temperature (V_+ = 3.6 V)


Figure 5. Charge Injection (Q_C) vs V_{COM}

Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

Typical Characteristics (continued)

Figure 7. Logic-Level Threshold vs V$_+$

Figure 8. Bandwidth (Gain vs Frequency) (V$_+$ = 3.3 V)

**Figure 9. OFF Isolation and Crosstalk vs Frequency (V$_+$ = 3.3 V)**

**Figure 10. Total Harmonic Distortion vs Frequency**

Figure 11. Power-Supply Current vs Temperature (V$_+$ = 3.6 V)

7 Parameter Measurement Information


Figure 12. ON-State Resistance (r_{on})

Channel ON

$$r_{on} = \frac{V_D - V_{S2\text{-}S4} \text{ or } V_{s1}}{I_D} \; \Omega$$

$$V_I = V_{IH} \text{ or } V_{IL}$$

Figure 13. OFF-State Leakage Current ($I_{D(OFF)}$, $I_{S(OFF)}$)

OFF-State Leakage Current
Channel OFF
$V_I = V_{IH}$ or V_{IL}
V_{S1} or $V_{S2\text{-}S4} = 0$ to V_+
and
$V_D = V_+$ to 0

Figure 14. ON-State Leakage Current ($I_{D(ON)}$, $I_{S(ON)}$)

ON-State Leakage Current
Channel ON
$V_I = V_{IH}$ or V_{IL}

Parameter Measurement Information (continued)

Figure 15. Capacitance (C_I, $C_{D(OFF)}$, $C_{D(ON)}$, $C_{S(OFF)}$, $C_{S(ON)}$)

TEST	R_L	C_L
t_{ON}	300 Ω	35 pF
t_{OFF}	300 Ω	35 pF

A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r < 5 ns, t_f < 5 ns.

B. C_L includes probe and jig capacitance.

C. See Electrical Characteristics for V_D.

Figure 16. Turnon (t_{ON}) and Turnoff Time (t_{OFF})

Channel ON: S_1 to D
V_I = V_+ or GND

Network Analyzer Setup

Source Power = 0 dBm
(632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 17. Bandwidth (BW)

## Parameter Measurement Information (continued)

Figure 18. OFF Isolation (O$_{ISO}$)

Figure 19. Crosstalk (X$_{TALK}$)

Figure 20. Adjacent Crosstalk (X$_{TALK}$)

Parameter Measurement Information (continued)

A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r < 5 ns, t_f < 5 ns.

B. C_L includes probe and jig capacitance.

Figure 21. Charge Injection (Q_C)

A. C_L includes probe and jig capacitance.

Figure 22. Total Harmonic Distortion (THD)

8 Detailed Description

8.1 Overview

The TS3A5017 is a dual Single-Pole-4-Throw (SP4T) solid-state analog switch. The TS3A5017, like all analog switches, is bidirectional. Each D pin connects to its four respective S pins, with the switch connection dependent on the status of $\overline{EN}$, IN2, and IN1. See Table 1 for the switch configuration truth table.

8.2 Functional Block Diagram

Figure 23. Functional Block Diagram (Each Switch)

8.3 Feature Description

Isolation in powered-down mode allows signals to be present at the inputs while the switch is powered off without causing damage to the device. The low ON-state resistance and low charge injection give the TS3A5017 better performance at higher speeds.

8.4 Device Functional Modes

Table 1. Function Table

$\overline{\text{EN}}$	IN2	IN1	D TO S, S TO D
L	L	L	D = S_1
L	L	H	D = S_2
L	H	L	D = S_3
L	H	H	D = S_4
H	X	X	OFF

9 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3A5018 can be used in a variety of customer systems. The TS3A5018 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application

Figure 24. System Schematic for TS3A5017

9.2.1 Design Requirements

In this particular application, V+ was 3.3 V, although V+ is allowed to be any voltage specified in *Recommended Operating Conditions*. A decoupling capacitor is recommended on the V+ pin. See *Power Supply Recommendations* for more details.

9.2.2 Detailed Design Procedure

In this application, $\overline{EN}$, IN1, and IN2 are, by default, pulled low to GND. Choose these resistor sizes based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

Typical Application (continued)

9.2.3 Application Curve

Figure 25. t_{ON} and t_{OFF} vs Temperature (V_+ = 3.3 V)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-µF bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01-µF or 0.022-µF capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1-µF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self−inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

Unused switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN1, IN2, and $\overline{EN}$ pins must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states. See *Implications of Slow or Floating CMOS Inputs,* SCBA004 for more details.

11.2 Layout Example

Figure 26. Trace Example

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デバイスの項目表記

表 2. パラメータの説明

記号	説明
V_{COM}	COM電圧
V_{NC}	NC電圧
V_{NO}	NO電圧
r_{on}	チャネルがオンのときのCOMとNCポート間、またはCOMとNOポート間の抵抗
Δr_{on}	特定デバイスでのチャネル間のr_{on}の差
$r_{on(flat)}$	規定の条件の範囲における、チャネルのr_{on}の最大値と最小値との差
$I_{NC(OFF)}$	対応チャネル(NCからCOM)がオフ状態のとき、NCポートで測定されるリーク電流
$I_{NC(ON)}$	対応チャネル(NCからCOM)がオン状態、出力(COM)がオープンのとき、NCポートで測定されるリーク電流
$I_{NO(OFF)}$	対応チャネル(NOからCOM)がオフ状態のとき、NOポートで測定されるリーク電流
$I_{NO(ON)}$	対応チャネル(NOからCOM)がオン状態、出力(COM)がオープンのとき、NOポートで測定されるリーク電流
$I_{COM(OFF)}$	対応チャネル(COMからNCまたはNO)がオフ状態のとき、COMポートで測定されるリーク電流
$I_{COM(ON)}$	対応チャネル(COMからNCまたはNO)がオン状態、出力(NCまたはNO)がオープンのとき、COMポートで測定されるリーク電流
V_{IH}	制御入力(IN、$\overline{EN}$)の論理HIGHの最小入力電圧
V_{IL}	制御入力(IN、$\overline{EN}$)の論理LOWの最大入力電圧
V_I	制御入力(IN、$\overline{EN}$)の電圧
I_{IH}、I_{IL}	制御入力(IN、$\overline{EN}$)で測定されるリーク電流
t_{ON}	スイッチのターンオン時間。このパラメータは、規定された条件の範囲で、スイッチがオンになるときのデジタル制御(IN)信号とアナログ出力(NCまたはNO)信号との間の伝搬遅延により測定されます。
t_{OFF}	スイッチのターンオフ時間。このパラメータは、規定された条件の範囲で、スイッチがオフになるときのデジタル制御(IN)信号とアナログ出力(NCまたはNO)信号との間の伝搬遅延により測定されます。
Q_C	電荷注入は、制御(IN)入力からアナログ(NCまたはNO)出力への、望ましくない信号のカップリングの測定値です。この値はクーロン(C)単位で、制御入力のスイッチングによって誘導される合計電荷により測定されます。電荷注入$Q_C = C_L \times \Delta V_{COM}$で、$C_L$は負荷容量、$\Delta V_{COM}$はアナログ出力電圧の変化です。
$C_{NC(OFF)}$	対応チャネル(NCからCOM)がオフのときのNCポートの容量
$C_{NC(ON)}$	対応チャネル(NCからCOM)がオンのときのNCポートの容量
$C_{NO(OFF)}$	対応チャネル(NOからCOM)がオフのときのNCポートの容量
$C_{NO(ON)}$	対応チャネル(NOからCOM)がオンのときのNCポートの容量
$C_{COM(OFF)}$	対応チャネル(COMからNC)がオフのときのCOMポートの容量
$C_{COM(ON)}$	対応チャネル(COMからNC)がオンのときのCOMポートの容量
C_I	制御入力(IN、$\overline{EN}$)の容量
O_{ISO}	スイッチのオフ絶縁は、オフ状態のスイッチのインピーダンス測定値です。これは、対応チャネル(NCからCOM)がオフ状態のとき、特定の周波数についてdB単位で測定されます。
X_{TALK}	クロストークは、オンのチャネルからオフのチャネル(NC1からNO1)への、望ましくない信号カップリングの測定値です。隣接クロストークは、オンのチャネルから隣接するオンのチャネル(NC1からNC2)への、望ましくない信号カップリングの測定値です。この値は特定の周波数において、dB単位で測定されます。
BW	スイッチの帯域幅。オン状態のチャネルのゲインがDCゲインより-3dB低くなる周波数です。
THD	全高調波歪は、アナログ・スイッチにより発生する信号の歪みを示します。この値は、2次、3次、およびさらに高次の高調波の二乗平均(RMS)値と、基本波の絶対振幅との比として定義されます。
I_+	制御(IN)ピンがV_+またはGNDであるときの静的消費電流

12.2 ドキュメントのサポート

12.2.1 関連資料

• 『低速またはフローティングCMOS入力の影響』SCBA004

12.3 商標

All trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS3A5017D	Obsolete	Production	SOIC (D) | 16	-	-	Call TI	Call TI	-40 to 85	TS3A5017
TS3A5017DBQR	Active	Production	SSOP (DBQ) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017
TS3A5017DBQR.B	Active	Production	SSOP (DBQ) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017
TS3A5017DBQRG4	Active	Production	SSOP (DBQ) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017
TS3A5017DBQRG4.B	Active	Production	SSOP (DBQ) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017
TS3A5017DGVR	Active	Production	TVSOP (DGV) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017
TS3A5017DGVR.B	Active	Production	TVSOP (DGV) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017
TS3A5017DR	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3A5017
TS3A5017DR.B	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3A5017
TS3A5017PW	Obsolete	Production	TSSOP (PW) | 16	-	-	Call TI	Call TI	-40 to 85	YA017
TS3A5017PWR	Active	Production	TSSOP (PW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017
TS3A5017PWR.B	Active	Production	TSSOP (PW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017
TS3A5017RGYR	Active	Production	VQFN (RGY) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017
TS3A5017RGYR.B	Active	Production	VQFN (RGY) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017
TS3A5017RSVR	Active	Production	UQFN (RSV) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL
TS3A5017RSVR.B	Active	Production	UQFN (RSV) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL
TS3A5017RSVRG4	Active	Production	UQFN (RSV) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL
TS3A5017RSVRG4.B	Active	Production	UQFN (RSV) | 16	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3A5017 :

- Automotive : TS3A5017-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5017DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3A5017DBQRG4	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3A5017DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3A5017DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3A5017PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3A5017RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TS3A5017RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1
TS3A5017RSVRG4	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5017DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3A5017DBQRG4	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3A5017DGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
TS3A5017DR	SOIC	D	16	2500	353.0	353.0	32.0
TS3A5017PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TS3A5017RGYR	VQFN	RGY	16	3000	353.0	353.0	32.0
TS3A5017RSVR	UQFN	RSV	16	3000	200.0	183.0	25.0
TS3A5017RSVRG4	UQFN	RSV	16	3000	200.0	183.0	25.0

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
⚠C

16   9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) ⚠D

1   8

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°–8°

0.050 (1,27)
0.016 (0,40)

4040047−6/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         ⚠C   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.006 (0,15) each side.
         ⚠D   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E.   Reference JEDEC MS−012 variation AC.

TEXAS
INSTRUMENTS
www.ti.com

RSV 16

UQFN - 0.55 mm max height

1.8 x 2.6, 0.4 mm pitch

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4231225/A

B

A

1.85
1.75

PIN 1 INDEX AREA

2.65
2.55

0.55
0.45

0.05
0.00

C

SEATING PLANE

0.05 C

2X 1.2

SYMM

5   8

15X 0.45
0.35

(0.13) TYP

4   9

SYMM

2X 1.2

12X 0.4

1   12

16X 0.25
0.15

16   13

0.07 (M) C A B
0.05 (M)

0.55
0.45

PIN 1 ID
(45° X 0.1)

4220314/C   02/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.

SYMM

(0.7)

16   13

SEE SOLDER MASK
DETAIL

16X (0.2)   1   12

12X (0.4)   SYMM   (2.4)

(R0.05) TYP   4   9

15X (0.6)   5   8

(1.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X

0.05 MAX
ALL AROUND

METAL EDGE

EXPOSED METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

0.05 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

EXPOSED
METAL

SOLDER MASK
OPENING

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4220314/C   02/2020

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

(0.7)

16   13

16X (0.2)   1   12

12X (0.4)

SYMM
℄

(2.4)

(R0.05) TYP

4   9

15X (0.6)

5   8

SYMM
℄

(1.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

4220314/C   02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.

DGV (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE**

24 PINS SHOWN

0,40 | 0,23 / 0,13 ⊕ | 0,07 Ⓜ

24   13

4,50 / 4,30   6,60 / 6,20

0,16 NOM

Gage Plane

0°–8°

0,25

1   12

A

0,75 / 0,50

1,20 MAX

0,15 / 0,05

Seating Plane

◁ | 0,08

DIM \\ PINS **	14	16	20	24	38	48	56
A MAX	3,70	3,70	5,10	5,10	7,90	9,80	11,40
A MIN	3,50	3,50	4,90	4,90	7,70	9,60	11,20

4073251/E 08/00

NOTES: A. All linear dimensions are in millimeters.
   B. This drawing is subject to change without notice.
   C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
   D. Falls within JEDEC: 24/48 Pins – MO-153
          14/16/20/56 Pins – MO-194

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PACKAGE OUTLINE

SMALL OUTLINE PACKAGE

6.6
6.2 TYP

A

PIN 1 INDEX AREA

14X 0.65

16

1

2X

4.55

5.1
4.9
NOTE 3

SEATING
PLANE

C

0.1 C

8

9

B

4.5
4.3
NOTE 4

16X 0.30
0.17

⊕ 0.1 Ⓜ C A B

4X (0° -12°)

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25

GAGE PLANE

0.15
0.05

0° -8°

0.75
0.50

DETAIL A
TYPICAL

4220204/B   12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

**TEXAS
INSTRUMENTS**
www.ti.com

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220204/B   12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B   12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

.228-.244   TYP
[5.80-6.19]

PIN 1 ID AREA

14X .0250
[0.635]

.189-.197
[4.81-5.00]
NOTE 3

2X
.175
[4.45]

.150-.157
[3.81-3.98]
NOTE 4

16X .008-.012
[0.21-0.30]

⊕ .007 [0.17] Ⓜ C AⓈ BⓈ

C

SEATING PLANE

⌒ .004 [0.1] C

.069 MAX
[1.75]

.005-.010   TYP
[0.13-0.25]

SEE DETAIL A

.010
[0.25]
GAGE PLANE

0° - 8°

.016-.035
[0.41-0.88]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214846/A   03/2014

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

16X (.063)
[1.6]

SYMM
℄

SEE
DETAILS

1

16

16X (.016)
[0.41]

14X (.0250)
[0.635]

8

9

(.213)
[5.4]

LAND PATTERN EXAMPLE
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL

.002 MAX
[0.05]
ALL AROUND

.002 MIN
[0.05]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214846/A   03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBQ0016A

SSOP - 1.75 mm max height

16X (.063)
[1.6]

1

SYMM

16X (.016)
[0.41]

16

SYMM

14X (.0250)
[0.635]

8

9

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A   03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RGY (R—PVQFN—N16)   PLASTIC QUAD FLATPACK NO—LEAD

4,15 / 3,85 A

B

3,65 / 3,35

Pin 1 Index Area
Top and Bottom
F

1,00 / 0,80

0,08 C

0,20 Nominal
Lead Frame

Seating Plane

0,05 / 0,00
Seating Height

C

2,50

0,50

16X 0,50 / 0,30

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPRATE SHEET

1,50

16X 0,30 / 0,18

⊕ 0,10 (M) C A B
  0,05 (M) C

Bottom View

4203539—3/I   06/2011

NOTES: A.   All linear dimensions are in millimeters.   Dimensioning and tolerancing per ASME Y14.5M—1994.
         B.   This drawing is subject to change without notice.
         C.   QFN (Quad Flatpack No—Lead) package configuration.
         D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
         F.   Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
              The Pin 1 identifiers are either a molded, marked, or metal feature.
         G.   Package complies to JEDEC MO—241 variation BA.

TEXAS
INSTRUMENTS
www.ti.com

RGY (R—PVQFN—N16)   PLASTIC QUAD FLATPACK NO—LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Exposed Thermal Pad

2,05±0,10

2,55±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206353—3/P   03/14

NOTE: All linear dimensions are in millimeters

RGY (R−PVQFN−N16)　　　　PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

4,80

4,30　2,60

1,50

2,55

2,05

Note D

0,85 X 16 PL.

0,28 X 16 PL.

10x0,50

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

4,75

4,25　2,65

1,50

0,82

1,07

0,30 x 2 PL

0,80 x 16 PL.

0,23 x 16 PL.

10x0,50

67% solder coverage by printed
area on center thermal pad

Non Solder Mask
Defined Pad

Example
Solder Mask Opening
(Note F)

0,08

R0,14

0,85

0,28

0,07

All Around

Example
Pad Geometry
(Note C)

Example Via Layout Design
may vary depending on constraints
(Note D, F)

1,00

1,00

6x∅0,3

4208122−3/P　03/14

NOTES:　A.　All linear dimensions are in millimeters.
　　　　B.　This drawing is subject to change without notice.
　　　　C.　Publication IPC−7351 is recommended for alternate designs.
　　　　D.　This package is designed to be soldered to a thermal pad on the board.　Refer to Application Note, Quad Flat−Pack
　　　　　　QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
　　　　　　for specific thermal information, via requirements, and recommended board layout.
　　　　　　These documents are available at www.ti.com <http://www.ti.com>.
　　　　E.　Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.　Customers should
　　　　　　contact their board assembly site for stencil design recommendations.　Refer to IPC 7525 for stencil design considerations.
　　　　F.　Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.