

# TS3DV642 1.8V互換の制御およびパワー・ダウン・モード搭載の 12チャンネル、1:2マルチプレクサ/デマルチプレクサ

## 1 特長

- スイッチ・タイプ: 2:1または1:2
- 動的特性
  - 差動帯域幅(-3dB)
    - ポートA: 6.9GHz (標準値)
    - ポートB: 7.5GHz (標準値)
  - クロストーク(1.7GHzにおいて): -40dB
  - 絶縁(1.7GHzにおいて): -23dB
  - 挿入損失(DC)
    - ポートA: -0.75dB
    - ポートB: -1.0dB
  - 反射損失(1.7GHzにおいて): -15.9dB
  - ペア内(ビット間)スキュー
    - ポートA: 2ps
    - ポートB: 6ps
  - $R_{ON}$ 
    - ポートA: 6.5 $\Omega$
    - ポートB: 8.2 $\Omega$
  - 1GHzにおける $C_{ON}$ : 0.5 pF (標準値)
- $V_{CC}$ 範囲: 2.6V~4.5V
- I/O電圧範囲: 0V~5V
- 特殊機能
  - $I_{OFF}$ 保護により、パワー・ダウン状態( $V_{CC} = 0V$ )での電流リークを防止
- ESD性能
  - 2kV人体モデル(A114B、Class II)
  - 1kV荷電デバイス・モデル(C101)
- 42ピンのWQFNパッケージ(9mm×3.5mm、0.5mmピッチ)

## 2 アプリケーション

- HDMI 2.0で最高60Hzの4k2kをサポート
- DVI 1.0信号スイッチング
- DisplayPort 1.4信号スイッチング
- 汎用TMDS信号スイッチング
- 汎用LVDS信号スイッチング
- 汎用高速信号スイッチング

## 3 概要

TS3DV642は、12チャンネル、1:2または2:1の双方向マルチプレクサ/デマルチプレクサです。TS3DV642は2.6V~4.5Vの電源電圧で動作するため、バッテリー駆動のアプリケーションに好適です。オン抵抗( $R_{ON}$ )がフラットで小さく、I/O容量も小さいため、最高7.5GHzの標準帯域幅を実現できます。このデバイスは、HDMIおよびDisplayPortアプリケーションに必要な高い帯域幅を提供できます。


TS3DV642にはパワー・ダウン・モードがあり、このモードではすべてのチャンネルがHi-Zになり、デバイスは最小の電力で動作します。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TS3DV642	WQFN (42)	9.00mm×3.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 概略回路図



## 目次

1	特長	1	8.2	Functional Block Diagram	14
2	アプリケーション	1	8.3	Feature Description	14
3	概要	1	8.4	Device Functional Modes	15
4	改訂履歴	2	<b>9</b>	<b>Application and Implementation</b>	<b>17</b>
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>4</b>	9.1	Application Information	17
<b>6</b>	<b>Specifications</b>	<b>6</b>	9.2	Typical Application	17
6.1	Absolute Maximum Ratings	6	<b>10</b>	<b>Power Supply Recommendations</b>	<b>22</b>
6.2	ESD Ratings	6	<b>11</b>	<b>Layout</b>	<b>23</b>
6.3	Recommended Operating Conditions	6	11.1	Layout Guidelines	23
6.4	Thermal Information	6	11.2	Layout Example	24
6.5	Electrical Characteristics	7	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b>	<b>25</b>
6.6	Dynamic Characteristics	8	12.1	ドキュメントの更新通知を受け取る方法	25
6.7	Switching Characteristics	8	12.2	コミュニティ・リソース	25
6.8	Typical Characteristics	9	12.3	商標	25
<b>7</b>	<b>Parameter Measurement Information</b>	<b>12</b>	12.4	静電気放電に関する注意事項	25
<b>8</b>	<b>Detailed Description</b>	<b>14</b>	12.5	Glossary	25
8.1	Overview	14	<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b>	<b>25</b>

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision E (June 2017) から Revision F に変更		Page
•	Changed <a href="#">Figure 27</a> , removed capacitors	21

Revision D (December 2015) から Revision E に変更		Page
•	「アプリケーション」の「DisplayPort 1.2a信号スイッチング」を「DisplayPort 1.4信号スイッチング」に	1
•	Added Test Condition of 4.05 GHZ at –35 dB to Xtalk in the <i>Dynamic Characteristics</i> table	8
•	Added Test Condition of 4.05 GHZ at –25 dB to OISO in the <i>Dynamic Characteristics</i> table	8

Revision C (November 2014) から Revision D に変更		Page
•	Changed the storage temperature to the <i>Absolute Maximum Ratings</i> table	6

Revision B (August 2013) から Revision C に変更		Page
•	「取り扱い定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加	1
•	Deleted row from ABS MAX table: Package thermal impedance	6
•	Added the Handling Ratings table, deleted the T <sub>stg</sub> row Absolute Maximum ratings table and added to Handling Ratings table.	6


---

Revision A (July 2013) から Revision B に変更	Page
• 「アプリケーション」の「HDMI 1.4/DVI 1.0信号スイッチング」を「HDMI 1.4bで最高30Hzの4k2kをサポート」に変更 .....	1
• 「アプリケーション」に「DVI 1.0信号スイッチング」を追加 .....	1
• 「アプリケーション」の「DisplayPort 1.2信号スイッチング」を「DisplayPort 1.2a信号スイッチング」に変更 .....	1
• Added Eye Pattern and Time Interval Error Histogram graphics, <a href="#">Figure 10</a> to <a href="#">Figure 13</a> .....	10

---

## 5 Pin Configuration and Functions

**RUA Package**  
**42 Pin WQFN With Exposed Thermal Pad**  
**Top View**



**Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.		
VCC	1	Power	Supply Voltage
SEL1	16	I	Select Input 1
SEL2	17	I	Select Input 2
EN	2	I	Output Enable
D0+A	38	I/O	Port A, Channel 0, +ve signal
D0-A	37	I/O	Port A, Channel 0, -ve signal
D1+A	36	I/O	Port A, Channel 1, +ve signal
D1-A	35	I/O	Port A, Channel 1, -ve signal
D2+A	34	I/O	Port A, Channel 2, +ve signal
D2-A	33	I/O	Port A, Channel 2, -ve signal
D3+A	32	I/O	Port A, Channel 3, +ve signal
D3-A	31	I/O	Port A, Channel 3, -ve signal
SCL_A	42	I/O	Port A, DDC Clock
SDA_A	41	I/O	Port A, DDC Data

**Pin Functions (continued)**

PIN		TYPE	DESCRIPTION
NAME	NO.		
HPD_A	19	I/O	Port A, Hot Plug Detects
CEC_A	18	I/O	Port A, Consumer Electronics Control
D0+B	29	I/O	Port B, Channel 0, +ve signal
D0-B	28	I/O	Port B, Channel 0, -ve signal
D1+B	27	I/O	Port B, Channel 1, +ve signal
D1-B	26	I/O	Port B, Channel 1, -ve signal
D2+B	25	I/O	Port B, Channel 2, +ve signal
D2-B	24	I/O	Port B, Channel 2, -ve signal
D3+B	23	I/O	Port B, Channel 3, +ve signal
D3-B	22	I/O	Port B, Channel 3, -ve signal
SCL_B	40	I/O	Port B, DDC Clock
SDA_B	39	I/O	Port B, DDC Data
HPD_B	21	I/O	Port B, Hot Plug Detects
CEC_B	20	I/O	Port B, Consumer Electronics Control
D0+	5	I/O	Common Port, Channel 0, +ve signal
D0-	6	I/O	Common Port, Channel 0, -ve signal
D1+	7	I/O	Common Port, Channel 1, +ve signal
D1-	8	I/O	Common Port, Channel 1, -ve signal
D2+	10	I/O	Common Port, Channel 2, +ve signal
D2-	11	I/O	Common Port, Channel 2, -ve signal
D3+	12	I/O	Common Port, Channel 3, +ve signal
D3-	13	I/O	Common Port, Channel 3, -ve signal
SCL	3	I/O	Common Port, DDC Clock
SDA	4	I/O	Common Port, DDC Data
HPD	14	I/O	Common Port, Hot Plug Detects
CEC	15	I/O	Common Port, Consumer Electronics Control
NC	9, 30	NC	No Connect
GND	PowerPad	GND	Ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range	-0.5	5.5	V	
V <sub>I/O</sub>	Analog voltage range <sup>(2)(3)(4)</sup>	All I/O	-0.5	5.5	V
V <sub>IN</sub>	Digital input voltage range <sup>(2)(3)</sup>	SEL1, SEL2, EN	-0.5	5.5	V
I <sub>I/O</sub> K	Analog port diode current	V <sub>I/O</sub> < 0	-50	mA	
I <sub>IK</sub>	Digital input clamp current	V <sub>IN</sub> < 0	-50	mA	
I <sub>I/O</sub>	On-state switch current <sup>(5)</sup>		-128	128	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- (5) I<sub>I</sub> and I<sub>O</sub> are used to denote specific conditions for I<sub>I/O</sub>.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, <sup>(1)</sup>	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, <sup>(2)</sup>	
		±2000	
		±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.6	4.5	V
V <sub>I/O</sub>	Input/Output voltage	0	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

- (1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the *TI application report, Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TS3DV642	UNIT
		RUA	
		42 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	16.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	5.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	5.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
<b>PORT A</b>						
R <sub>ON</sub>	ON-state resistance	D0 to D3	V <sub>CC</sub> = 3 V, 1.5 V ≤ V <sub>I/O</sub> ≤ V <sub>CC</sub> , I <sub>I/O</sub> = -40 mA	6.5	9.5	Ω
		SCL, SDA, HPD, CEC		6	9.5	Ω
R <sub>ON(flat)</sub> <sup>(3)</sup>	ON-state resistance flatness	All I/O	V <sub>CC</sub> = 3 V, V <sub>I/O</sub> = 1.5 V and V <sub>CC</sub> , I <sub>I/O</sub> = -40 mA	1.5		Ω
ΔR <sub>ON</sub> <sup>(4)</sup>	On-state resistance match between high-speed channels	D0 to D3	V <sub>CC</sub> = 3 V, 1.5 V ≤ V <sub>I/O</sub> ≤ V <sub>CC</sub> , I <sub>I/O</sub> = -40 mA	0.4	1	Ω
I <sub>OFF</sub>	Leakage under power off	All outputs	V <sub>CC</sub> = 0 V, V <sub>I/O</sub> = 0 to 3.6 V, V <sub>IN</sub> = 0 V to 5.5 V		±10	μA
<b>PORT B</b>						
R <sub>ON</sub>	ON-state resistance	D0 to D3	V <sub>CC</sub> = 3 V, 1.5 V ≤ V <sub>I/O</sub> ≤ V <sub>CC</sub> , I <sub>I/O</sub> = -40 mA	8.2	10.5	Ω
		SCL, SDA, HPD, CEC		6	9.5	Ω
R <sub>ON(flat)</sub> <sup>(3)</sup>	ON-state resistance flatness	All I/O	V <sub>CC</sub> = 3 V, V <sub>I/O</sub> = 1.5 V and V <sub>CC</sub> , I <sub>I/O</sub> = -40 mA	1.5		Ω
ΔR <sub>ON</sub> <sup>(4)</sup>	On-state resistance match between high-speed channels	D0 to D3	V <sub>CC</sub> = 3 V, 1.5 V ≤ V <sub>I/O</sub> ≤ V <sub>CC</sub> , I <sub>I/O</sub> = -40 mA	0.4	1	Ω
I <sub>OFF</sub>	Leakage under power off	All outputs	V <sub>CC</sub> = 0 V, V <sub>I/O</sub> = 0 V to 3.6 V, V <sub>IN</sub> = V to 5.5 V		±10	μA
<b>DIGITAL INPUTS (SEL1, SEL2, EN)</b>						
V <sub>IH</sub>	High-level control input voltage	SEL1, SEL2, EN		1.4		V
V <sub>IL</sub>	Low-level control input voltage	SEL1, SEL2, EN			0.5	V
I <sub>IH</sub>	Digital input high leakage current	SEL1, SEL2, EN	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = V <sub>DD</sub>		±10	μA
I <sub>IL</sub>	Digital input low leakage current	SEL1, SEL2, EN	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = GND		±10	μA
<b>SUPPLY</b>						
I <sub>CC</sub>	VCC supply current		V <sub>CC</sub> = 3.6 V, I <sub>I/O</sub> = 0, Normal Operation Mode, EN = H	50		μA
I <sub>CC, PD</sub>	VCC supply current in power-down mode		V <sub>CC</sub> = 3.6 V, I <sub>I/O</sub> = 0, EN = L	6		μA

- (1) V<sub>I</sub>, V<sub>O</sub>, I<sub>I</sub>, and I<sub>O</sub> refer to I/O pins, V<sub>IN</sub> refers to the control inputs.  
(2) All typical values are at V<sub>CC</sub> = 3.3 V (unless otherwise noted), T<sub>A</sub> = 25°C.  
(3) R<sub>ON(FLAT)</sub> is the difference of R<sub>ON</sub> in a given channel at specified voltages.  
(4) ΔR<sub>ON</sub> is the difference of R<sub>ON</sub> from center port to any other ports.

## 6.6 Dynamic Characteristics

Over recommended operation free-air temperature range,  $V_{CC} = 3.3V \pm 0.3V$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$C_{IN}$	Digital input capacitance	$f = 1 \text{ MHz}, V_{IN} = 0 \text{ V}$		6		pF
$C_{off}$	Switch OFF capacitance	$f = 1 \text{ GHz}, V_{IO} = 0 \text{ V}$ , Output is open, Switch is OFF		0.3		pF
$C_{on}$	Switch ON capacitance	$f = 1 \text{ GHz}, V_{IO} = 0 \text{ V}$ , Output is open, Switch is ON		0.5		pF
Xtalk	Differential Crosstalk	$R_L = 50 \Omega$ at 1.7 GHz (See Figure 17)		-40		dB
		$R_L = 50 \Omega$ at 2.7 GHz (See Figure 17)		-40		
		$R_L = 50 \Omega$ at 4.05 GHz (See Figure 17)		-35		
OISO	Differential Off Isolation	$R_L = 50 \Omega$ at 1.7 GHz (See Figure 18)		-23		dB
		$R_L = 50 \Omega$ at 2.7 GHz (See Figure 18)		-28		
		$R_L = 50 \Omega$ at 4.05 GHz (See Figure 18)		-25		
IL	Insertion Loss	Port A at DC		-0.75		dB
		Port B at DC		-1		
BW	Differential Bandwidth (-3 dB)	Port A	$R_L = 50 \Omega$ , All channels (See Figure 19)		6.9	GHz
		Port B	$R_L = 50 \Omega$ , All channels (See Figure 19)		7.5	

(1) All Typical Values are at  $V_{CC} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^\circ\text{C}$ .

## 6.7 Switching Characteristics

over recommended operation free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{ON}$ <sup>(2)</sup>	Switch turn-on time	All I/O			100	$\mu\text{s}$
$t_{SWITCH}$ <sup>(3)</sup>	Switching time between channels	All I/O		20		$\mu\text{s}$
$t_{pd}$	Propagation Delay	Port A	D0 to D3		30	ps
			SCL, SDA, HPD, CEC		30	
		Port B	D0 to D3		40	
			SCL, SDA, HPD, CEC	See Figure 16	30	
$t_{SKEW}$	Inter-pair Skew	Port A	D0 to D3	Between +ve and -ve signals of each Channel	2	ps
		Port B			2	
	Intra-pair Skew	Port A		2		
		Port B		Between Channel 0, 1, 2, or 3	6	

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^\circ\text{C}$ .

(2)  $t_{ON}$  is the time it takes the output to recover after enabling switches

(3)  $t_{SWITCH}$  is the time it takes for the output to recover after the state is changed



### 6.8 Typical Characteristics




Figure 1. Differential S21 vs Frequency for Port A




Figure 2. Differential S21 vs Frequency for Port B




Figure 3. XTALK Port A




Figure 4. XTALK Port B




Figure 5. Off-State Isolation (OISO) for Port A




Figure 6. Off-State Isolation (OISO) for Port B

Typical Characteristics (continued)




Figure 7. Return Loss (S11) Characteristics of TS3DV642




Figure 8. Eye Pattern: 6.0 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)




Figure 9. Eye Pattern: 6.0 Gbps, No Device Through Path (Only One Channel Measured at a Time)




Figure 10. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port A, With Device




Figure 11. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps, No Device Through Path




Figure 12. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port B, With Device





Figure 13. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port B, No Device

## 7 Parameter Measurement Information



RL	CL	VCOM
50 Ω	4 pF	VCC

\*CL includes probe, cable, and board capacitance





Figure 14. Switch Turn-On Time ( $t_{ON}$ )



RL	CL	VCOM
50 Ω	4 pF	VCC

\*CL includes probe, cable, and board capacitance





Figure 15. Switching Time Between Channels ( $t_{SWITCH}$ )



$$t_{pd} = (t_{PLH} + t_{PLH}) / 2$$

Figure 16. Propagation Delay ( $t_{pd}$ )

Parameter Measurement Information (continued)




Figure 17. Crosstalk (Xtalk)




Figure 18. Differential Off-Isolation (OISO)





Figure 19. Differential Bandwidth (BW)

## 8 Detailed Description

### 8.1 Overview

TS3DV642 is a 12-channel 1:2 or 2:1 bidirectional multiplexer/demultiplexer. The TS3DV642 operates from a 2.6 to 4.5 V supply, making it suitable for battery-powered applications. It offers low and flat on-state resistance as well as low I/O capacitance which allows it to achieve a typical bandwidth of up to 7.5 GHz. The device provides the high bandwidth necessary for HDMI and DisplayPort applications.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The TS3DV642 is based on proprietary TI technology which uses FET switches driven by a high-voltage generated from an integrated charge-pump to achieve a low on-state resistance. TS3DV642 has 12-channel bidirectional switches with a high bandwidth (~ 7.5 GHz). TS3DV642 uses an extremely low power technology and uses only 50  $\mu\text{A}$   $I_{\text{CC}}$  in active mode. The device has integrated ESD that can support up to 2-kV Human-Body Model (HBM) and 1-kV Charge Device Model (CDM). TS3DV642 is offered in a 42-pin QFN package (9 mm x 3.5 mm) with 0.5 mm pitch. The device can support analog I/O signal in 0 to 5 V range. TS3DV642 also has a special feature that prevents the device from back-powering when the  $V_{\text{CC}}$  supply is not available and an analog signal is applied on the I/O pin. In this situation this special feature prevents leakage current in the device. The TS3DV642 is not designed for passing signals with negative swings; the high-speed signals need to be properly DC biased (usually ~1 V) before being passed to the TS3DV642. The differential S21 characteristics as a function of frequency for Port A and Port B are shown in [Figure 1](#) and [Figure 2](#), respectively. The figures show a differential bandwidth of 6.7 GHz and 7.7 GHz for Port A and Port B, respectively. The cross-talk (XTALK) characteristics as a function of frequency are shown in [Figure 3](#) and [Figure 4](#), respectively. The off-state isolation (OISO) characteristics for Port A and Port B are shown in [Figure 5](#) and [Figure 6](#), respectively. The return loss

### Feature Description (continued)

characteristics (S11) are shown in Figure 7. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps (for HDMI 1.4 applications) with TS3DV642 in path for Port A is shown in Figure 10. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps through path (no TS3DV642) for Port A is shown in Figure 11. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps (for HDMI 1.4 applications) with TS3DV642 in path for Port B is shown in Figure 12. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps through path (no TS3DV642) for Port A is shown in Figure 13. The eye pattern at 6.0 Gbps (for HDMI 2.0 applications) with TS3DV642 in path for Port A is shown in Figure 8. The eye pattern at 6.0 Gbps (for HDMI 2.0 applications) through path (no TS3DV642) for Port A is shown in Figure 9. Note that the eye patterns are measured with only one channel on at a time.

### 8.4 Device Functional Modes




Figure 20. Logic Diagram

**Device Functional Modes (continued)**

Table 1 lists the device functions for the TS3DV642 device.

**Table 1. Functional Table**

EN	SEL1	SEL2	FUNCTION
L	X	X	Switch disabled. All channels are Hi-Z.
H	L	L	Channel D0+/D0– to D0+A/D0–A is ON. All the other channels (D1+/D1–, D2+/D2–, D3+/D3–, SCL, SDA, HPD, CEC) are Hi-Z.
H	L	H	Channel D0+/D0– to D0+B/D0–B is ON. All the other channels (D1+/D1–, D2+/D2–, D3+/D3–, SCL, SDA, HPD, CEC) are Hi-Z.
H	H	L	All A channels are enabled. All B channels are Hi-Z.
H	H	H	All B channels are enabled. All A channels are Hi-Z.



## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

TS3DV642 can be used for two typical DisplayPort applications. Figure 21 describes a DisplayPort (DP) application where TS3DV642 is used to switch between two different graphic & memory controllers on a single DP connector. Figure 24 shows a docking application where TS3DV642 is used to switch signals from a single graphic and memory controller to a display port and docking station connector. Note that the TS3DV642 is not designed for passing signals with negative swings; the high-speed signals need to be properly DC biased (usually ~1 V from the graphic controller side) before being passed to the TS3DV642.

### 9.2 Typical Application

#### 9.2.1 Display Port (DP) Application

Display port (DP) application with TS3DV642 used to switch between two different graphic & memory controllers on a single DP connector




Figure 21. Display Port Schematic

## Typical Application (continued)

### 9.2.1.1 Design Requirements


**Table 2. Design parameters for Display Port application**

Design parameter	Example value
V <sub>CC</sub>	2.6 V to 4.5 V
VCC decoupling capacitor	0.1 μF
MainLink (ML) and AUX coupling capacitor	75 nF to 200 nF
AUX Pull-up / Pull-down resistors	10 kΩ to 100 kΩ
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 kΩ


### 9.2.1.2 Detailed Design Procedure

The TS3DV642 is designed to operate with 2.6 V – 4.5 V power supply. The wide power supply range allows flexibility for battery powered applications. If a higher power supply is used in the system, a voltage regulator can be used to bring down the voltage to 2.6 V – 4.5 V range. Decoupling capacitors may be used to reduce noise and improve power supply integrity. AC coupling capacitors in 75 nF – 200 nF range must be placed on the MainLink (ML) and AUX lanes. In this particular application the AC coupling capacitors are shown on the connector side. The AC coupling capacitors may also be placed on the signal path on controller side. The AUX+ line must be pulled-down weakly through a resistor to ground and the AUX– line must be pulled-up weakly through a resistor to VCC.

### 9.2.1.3 Application Curves



**Figure 22. Eye Pattern: 6.0 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)**



**Figure 23. Eye Pattern: 6.0 Gbps, No Device Through Path (Only One Channel Measured at a Time)**

### 9.2.2 Docking Application

Docking Application with TS3DV642 used to switch signals from a single graphic and memory controller to a display port and docking station connector.




Figure 24. Docking Application Schematic

#### 9.2.2.1 Design Requirements

Table 3. Design parameters for docking application

Design parameter	Example value
V <sub>CC</sub>	2.6 V to 4.5 V
V <sub>CC</sub> decoupling capacitor	0.1 µF
MainLink (ML) and AUX coupling capacitor	75 nF to 200 nF
AUX Pull-up / Pull-down resistors	10 kΩ to 100 kΩ
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 kΩ

### 9.2.2.2 Detailed Design Procedure

The TS3DV642 is designed to operate with 2.6 V – 4.5 V power supply. The wide power supply range allows flexibility for battery powered applications. If a higher power supply is used in the system, a voltage regulator can be used to bring down the voltage to 2.6 V – 4.5 V range. Decoupling capacitors may be used to reduce noise and improve power supply integrity. AC coupling capacitors in 75 nF – 200 nF range must be placed on the MainLink (ML) and AUX lanes. In this particular application the AC coupling capacitors are shown on the connector side. The AC coupling capacitors may also be placed on the signal path on controller side. The AUX+ line must be pulled-down weakly through a resistor to ground and the AUX– line must be pulled-up weakly through a resistor to VCC.

### 9.2.2.3 Application Curves




Figure 25. Eye Pattern: 6.0 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)




Figure 26. Eye Pattern: 6.0 Gbps, No Device Through Path (Only One Channel Measured at a Time)

### 9.2.3 HDMI Application

HDMI Application with TS3DV642 used to switch signals from a single graphic and memory controller to a two HDMI connectors.




Figure 27. HDMI Application Schematic

#### 9.2.3.1 Design Requirements

Table 4. Design Parameters for HDMI Application

Design parameter	Example value
V <sub>CC</sub>	2.6 V to 4.5 V
VCC decoupling capacitor	0.1 µF
DDC Pull-up resistors	2 kΩ to 5 V
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 kΩ
HPD Pull-down resistor	100 kΩ

#### 9.2.3.2 Detailed Design Procedure

The TS3DV642 is designed to operate with 2.6 V – 4.5 V power supply. The wide power supply range allows flexibility for battery powered applications. If a higher power supply is used in the system, a voltage regulator can be used to bring down the voltage to 2.6 V – 4.5 V range. Decoupling capacitors may be used to reduce noise and improve power supply integrity. Pull-up resistors to 5 V must be placed on the source side DDC clock and data lines according to the HDMI standard. A weak pull-down resistor must be placed on the source side HPD line.

### 9.2.3.3 Application Curves




Figure 28. Eye Pattern: 6 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)




Figure 29. Eye Pattern: 6 Gbps, No Device Through Path (Only One Channel Measured at a Time)

## 10 Power Supply Recommendations

$V_{CC}$  should be in the range of 2.6 V to 4.5 V. Voltage levels above those listed in the Absolute Ratings table should not be used. Decoupling capacitors may be used to reduce noise and improve power supply integrity. There are no power sequence requirements for the TS3DV642.

## 11 Layout


### 11.1 Layout Guidelines

To ensure reliability of the device, the following commonly used printed-circuit board layout guidelines are recommended:

- Decoupling capacitors should be used between power supply pin and ground pin to ensure low impedance to reduce noise. To achieve a low impedance over a wide frequency range use capacitors with a high self-resonance frequency.
- ESD and EMI protection devices (if used) should be placed as close as possible to the connector.
- Short trace lengths should be used to avoid excessive loading.
- To minimize the effects of crosstalk on adjacent traces, keep the traces at least two times the trace width apart.
- Separate high-speed signals from low-speed signals and digital from analog signals.
- Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
- The high-speed differential signal traces should be routed parallel to each other as much as possible. The traces are recommended to be symmetrical.
- A solid ground plane should be placed next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.

### 11.2 Layout Example

TS3DV642 application with a single controller interfacing with two HDMI connectors.



**Figure 30. Layout Example**



## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.3 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3DV642A0RUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	SD642A0	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TS3DV642 :**

- Automotive : [TS3DV642-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV642A0RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV642A0RUAR	WQFN	RUA	42	3000	367.0	367.0	38.0

## GENERIC PACKAGE VIEW


**RUA 42**

**WQFN - 0.8 mm max height**


9 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226504/A



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4219139/A 03/2020

NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# EXAMPLE STENCIL DESIGN

RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 12X

EXPOSED PAD 43  
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219139/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売約款 (<https://www.tij.co.jp/ja-jp/legal/terms-of-sale.html>)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

日本語版 日本テキサス・インスツルメンツ合同会社  
Copyright © 2021, Texas Instruments Incorporated