

# TS5MP645 4データ・レーン、2:1 MIPIスイッチ(10チャンネル、2:1アナログ・スイッチ)

## 1 特長

- 電源電圧範囲: 1.65V~5.5V
- 10チャンネルの2:1スイッチ
- 電源オフ保護  
 $V_{DD} = 0V$ のときI/OはHi-Z
- 低い $R_{ON}$ : 標準値2.45 $\Omega$
- 低い $C_{ON}$ : 1.5pF
- 最小帯域幅1.5GHz
- 非常に低いクロストーク: -40dB
- 低消費電力のディセーブル・モード
- 1.8V互換のロジック入力
- JESD 22を超えるESD保護
  - 人体モデル(HBM) 2000V

## 2 アプリケーション

- 携帯電話
- タブレット
- PC/ノートPC
- 仮想現実
- 拡張現実

## 3 概要

TS5MP645は、4データ・レーンのMIPIスイッチです。このデバイスは最適化された10チャンネル(5差動)の単極双投スイッチで、高速アプリケーションで使用されます。

TS5MP645は、複数のMIPI準拠デバイスを単一のCSI/DSI、C-PHY/D-PHYモジュールに接続しやすくするように設計されています。


このデバイスは帯域幅が非常に優れており、チャンネル間のスキューが低く、信号の劣化が小さく、レイアウト損失を補償するため広いマージンがあります。消費電流が小さいため、低消費電力アプリケーションの要求を満たすことができます。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TS5MP645	DSBGA (YFP)	2.42mm×2.42mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

概略回路図



Copyright © 2018, Texas Instruments Incorporated



## 目次

1	特長 .....	1	8.4	Device Functional Modes .....	19
2	アプリケーション .....	1	<b>9</b>	<b>Application and Implementation .....</b>	<b>20</b>
3	概要 .....	1	9.1	Application Information .....	20
4	改訂履歴 .....	2	9.2	Typical Application .....	20
<b>5</b>	<b>Pin Configuration and Functions .....</b>	<b>3</b>	<b>10</b>	<b>Power Supply Recommendations .....</b>	<b>21</b>
<b>6</b>	<b>Specifications .....</b>	<b>5</b>	<b>11</b>	<b>Layout .....</b>	<b>22</b>
6.1	Absolute Maximum Ratings .....	5	11.1	Layout Guidelines .....	22
6.2	ESD Ratings .....	5	11.2	Layout Example .....	22
6.3	Recommended Operating Conditions .....	5	<b>12</b>	<b>デバイスおよびドキュメントのサポート .....</b>	<b>23</b>
6.4	Thermal Information .....	5	12.1	ドキュメントのサポート .....	23
6.5	Electrical Characteristics .....	6	12.2	ドキュメントの更新通知を受け取る方法 .....	23
6.6	Typical Characteristics .....	9	12.3	コミュニティ・リソース .....	23
<b>7</b>	<b>Parameter Measurement Information .....</b>	<b>10</b>	12.4	商標 .....	23
<b>8</b>	<b>Detailed Description .....</b>	<b>16</b>	12.5	静電気放電に関する注意事項 .....	23
8.1	Overview .....	16	12.6	Glossary .....	23
8.2	Functional Block Diagram .....	16	<b>13</b>	<b>メカニカル、パッケージ、および注文情報 .....</b>	<b>23</b>
8.3	Feature Description .....	17			

## 4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (March 2018) から Revision B に変更	Page
<ul style="list-style-type: none"> <li>Changed the <math>I_{OFF}</math> Test conditions From: <math>V_{DD} = 1.65\text{ V to }5.5\text{ V}</math> To: <math>V_{DD} = 0\text{ V, }1.65\text{ V to }5.5\text{ V}</math> in the <i>Electrical Characteristics</i> table .....</li> </ul>	6

2018年1月発行のものから更新	Page
<ul style="list-style-type: none"> <li>「製品情報」で本体サイズ(公称)を2.459x2.459から2.42x2.42に変更 .....</li> </ul>	1

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VDD	A1	PWR	Power supply input
GND	A2	GND	Device Ground
DA4N	A3	I/O	Differential I/O
DA4P	A4	I/O	Differential I/O
$\overline{\text{OE}}$	A5	I	Output enable (Active Low)
SEL	A6	I	Channel Select
DB4N	B1	I/O	Differential I/O
DB4P	B2	I/O	Differential I/O
DA3N	B3	I/O	Differential I/O
DA3P	B4	I/O	Differential I/O
D4N	B5	I/O	Differential I/O
D4P	B6	I/O	Differential I/O
DB3N	C1	I/O	Differential I/O
DB3P	C2	I/O	Differential I/O
NC	C3	-	No connect
NC	C4	-	No connect
D3N	C5	I/O	Differential I/O
D3P	C6	I/O	Differential I/O
DB2N	D1	I/O	Differential I/O
DB2P	D2	I/O	Differential I/O
DA2N	D3	I/O	Differential I/O

**Pin Functions (continued)**

PIN		I/O	DESCRIPTION
NAME	NO.		
DA2P	D4	I/O	Differential I/O
D2N	D5	I/O	Differential I/O
D2P	D6	I/O	Differential I/O
DB1N	E1	I/O	Differential I/O
DB1P	E2	I/O	Differential I/O
DA1N	E3	I/O	Differential I/O
DA1P	E4	I/O	Differential I/O
D1N	E5	I/O	Differential I/O
D1P	E6	I/O	Differential I/O
CLKBN	F1	I/O	Differential I/O
CLKBP	F2	I/O	Differential I/O
CLKAN	F3	I/O	Differential I/O
CLKAP	F4	I/O	Differential I/O
CLKN	F5	I/O	Differential I/O
CLKP	F6	I/O	Differential I/O

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply Voltage	-0.5	6	V
V <sub>I/O</sub>	Analog voltage range (DxN, CLKN, DxP, CLKP, DAxN, CLKAN, DAxP, CLKAP, DBxN, CLKBN, DBxP, CLKBP)	-0.5	4	V
V <sub>SEL</sub> , V <sub>OE</sub>	Digital Input Voltage (SEL, OE)	-0.5	6	V
T <sub>J</sub>	Junction temperature	-65	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage are with respect to ground, unless otherwise specified

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply Voltage	1.65		5.5	V
V <sub>I/O</sub>	Analog voltage range (DxN, CLKN, DxP, CLKP, DAxN, CLKAN, DAxP, CLKAP, DBxN, CLKBN, DBxP, CLKBP)	0		3.6	V
V <sub>SEL</sub> , V <sub>OE</sub>	Digital Input Voltage (SEL, OE)	0		5.5	V
I <sub>I/O</sub>	Continuous I/O current	-35		35	mA
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
T <sub>J</sub>	Junction temperature	-65		150	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TS5MP645		UNIT
	YFP		
	36		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	57.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	12.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>						
$I_{DD}$	Active Supply Current	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $SEL = 0\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0\text{ V}$	0	30	60	$\mu\text{A}$
$I_{DD\_PD}$	Power-down Supply current	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = V_{DD}$ $SEL = 0\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0\text{ V}$	0	0.1	1	$\mu\text{A}$
$I_{DD\_PD\_1.8}$	Power-down Supply current	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 1.8\text{ V}$ $SEL = 0\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0\text{ V}$	0	0.1	10	$\mu\text{A}$
<b>DC CHARACTERISTICS</b>						
$R_{ON\_HS}$	On-state resistance	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = -8\text{ mA}, 0.2\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 0.2\text{ V}, -8\text{ mA}$		2.45	5.5	$\Omega$
$R_{ON\_LP}$	On-state resistance	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = -8\text{ mA}, 1.2\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 1.2\text{ V}, -8\text{ mA}$		2.65	6.5	$\Omega$
$R_{ON\_flat\_HS}$	On-state resistance flatness	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = -8\text{ mA}, 0\text{ V to }0.3\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 0\text{ V to }0.3\text{ V}, -8\text{ mA}$		0.1		$\Omega$
$R_{ON\_flat\_LP}$	On-state resistance flatness	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = -8\text{ mA}, 0\text{ V to }1.3\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 0\text{ V to }1.3\text{ V}, -8\text{ mA}$		0.9		$\Omega$
$\Delta R_{ON\_HS}$	On-state resistance match between+and - paths	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = -8\text{ mA}, 0.2\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 0.2\text{ V}, -8\text{ mA}$		0.1		$\Omega$
$\Delta R_{ON\_LP}$	On-state resistance match between+and - paths	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = -8\text{ mA}, 1.2\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 1.2\text{ V}, -8\text{ mA}$		0.1		$\Omega$
$I_{OFF}$	Switch off leakage current	$V_{DD} = 0\text{ V}, 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V to }5.5\text{ V}$ $SEL = 0\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0\text{ V to }1.3\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 0\text{ V to }1.3\text{ V}$	-0.5		0.5	$\mu\text{A}$
$I_{ON}$	Switch on leakage current	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $SEL = 0\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0\text{ V to }1.3\text{ V}$ $DAn, DBn, CLKAn, CLKBn = 0\text{ V to }1.3\text{ V}$	-0.5		0.5	$\mu\text{A}$
<b>DYNAMIC CHARACTERISTICS</b>						
$t_{SWITCH}$	Switching time between channels	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $OE = 0\text{ V}$ $Dn, CLKn = 0.6\text{ V}$ $DAn, DBn, CLKAn, CLKBn: R_L=50\ \Omega, C_L=5\text{ pF}$			1.5	$\mu\text{s}$
$f_{SEL\_MAX}$	Maximum toggling frequency for the SEL line	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0.6\text{ V}$ $DAn, DBn, CLKAn, CLKBn: R_L=50\ \Omega, C_L=1\text{ pF}$			100	kHz
$t_{ON\_OE}$	Device enable time $\overline{OE}$ to switch on	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $Dn, CLKn = 0.6\text{ V}$ $DAn, DBn, CLKAn, CLKBn: R_L=50\ \Omega, C_L=1\text{ pF}$		50	300	$\mu\text{s}$
$t_{ON\_VDD}$	Device enable time $V_{DD}$ to switch on	$V_{DD} = 0\text{ V to }1.65\text{ V}$ $Dn, CLKn = 0.6\text{ V}$ $DAn, DBn, CLKAn, CLKBn: R_L=50\ \Omega, C_L=1\text{ pF}$		50	300	$\mu\text{s}$

## Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{OFF\_OE}$	Device disable time $\overline{OE}$ to switch off	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ Dn, CLKn = 0.6 V DAn, DBn, CLKAn, CLKBn: $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$		0.5	1	$\mu\text{s}$
$t_{OFF\_VDD}$	Device disable time $V_{DD}$ to switch off	$V_{DD} = 5\text{ V to }0\text{ V}$ VDD ramp rate = 250 $\mu\text{s}$ Dn, CLKn = 0.6 V DAn, DBn, CLKAn, CLKBn: $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$		0.5	1	ms
$t_{MIN\_OE}$	Minimum pulse width for $\overline{OE}$	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ Dn, CLKn = 0.6 V DAn, DBn, CLKAn, CLKBn: $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$	500			ns
$t_{BBM}$	Break before make time	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ Dn, CLKn = $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ DAn, DBn, CLKAn, CLKBn: 0.6 V	50			ns
$t_{SKEW}$	Intrapair skew	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ Dn, CLKn = 0.3 V DAn, DBn, CLKAn, CLKBn: $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$		1		ps
$t_{SKEW}$	Interpair Skew	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ Dn, CLKn = 0.3 V DAn, DBn, CLKAn, CLKBn: $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$		4		ps
$t_{PD}$	Propagation delay with 100 ps rise time	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ Dn, CLKn = 0.6 V DAn, DBn, CLKAn, CLKBn: $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ $t_{RISE} = 100\text{ ps}$		40		ps
$O_{ISO}$	Differential off isolation	$V_{DD} = 1.65\text{ V}$ $\overline{OE} = 0\text{ V}$ , $V_{DD}$ SEL = 0 V, $V_{DD}$ Dn, CLKn, DAn, DBn, CLKAn, CLKBn: $R_S = 50\ \Omega$ , $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ $V_{IO} = 200\text{ mV} + 200\text{ mV}_{PP}$ (differential) $f = 1250\text{ MHz}$		-20		dB
$X_{TALK}$	Differential channel to channel crosstalk	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ , $V_{DD}$ SEL = 0 V, $V_{DD}$ Dn, CLKn, DAn, DBn, CLKAn, CLKBn: $R_S = 50\ \Omega$ , $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ $V_{IO} = 200\text{ mV} + 200\text{ mV}_{PP}$ (differential) $f = 1250\text{ MHz}$		-40		dB
BW	Differential Bandwidth	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ SEL = 0 V, $V_{DD}$ Dn, CLKn, DAn, DBn, CLKAn, CLKBn: $R_S = 50\ \Omega$ , $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ $V_{IO} = 200\text{ mV} + 200\text{ mV}_{PP}$ (differential)	1.5	2		GHz
$I_{LOSS}$	Insertion Loss	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ SEL = 0 V, $V_{DD}$ Dn, CLKn, DAn, DBn, CLKAn, CLKBn: $R_S = 50\ \Omega$ , $R_L = 50\ \Omega$ , $C_L = 1\text{ pF}$ $V_{IO} = 200\text{ mV} + 200\text{ mV}_{PP}$ (differential) $f = 100\text{ kHz}$	-0.4			dB
$C_{OFF}$	Off capacitance	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = 0\text{ V}$ , $V_{DD}$ SEL = 0 V, $V_{DD}$ Dn, CLKn, DAn, DBn, CLKAn, CLKBn = 0 V, 0.2 V $f = 1250\text{ MHz}$		1.5		pF
$C_{ON}$	On capacitance	$V_{DD} = 1.65\text{ V to }5.5\text{ V}$ $\overline{OE} = V_{DD}$ SEL = 0 V, $V_{DD}$ Dn, CLKn, DAn, DBn, CLKAn, CLKBn = 0 V, 0.2 V $f = 1250\text{ MHz}$		1.5		pF


**Electrical Characteristics (continued)**

Over operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DIGITAL CHARACTERISTICS</b>						
$V_{IH}$	Input logic high (SEL, $\overline{OE}$ )	$V_{IO} = 0.6\text{ V}$ , $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$	1.425		5.5	V
$V_{IL}$	Input logic low (SEL, $\overline{OE}$ )	$V_{IO} = 0.6\text{ V}$ , $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$	0		0.5	V
$I_{IH}$	Input high leakage current (SEL, $\overline{OE}$ )	$V_{IO} = 0.6\text{ V}$ , $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$	-5		5	$\mu\text{A}$
$I_{IL}$	Input low leakage current (SEL, $\overline{OE}$ )	$V_{IO} = 0.6\text{ V}$ , $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$	-5		5	$\mu\text{A}$
$R_{PD}$	Internal pull-down resistance on digital input pins	$V_{IO} = 0.6\text{ V}$ , $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$		6		$\text{M}\Omega$
$C_{SEL}$ , $C_{\overline{OE}}$	Digital Input capacitance (SEL, $\overline{OE}$ )	$f = 1\text{ MHz}$		5		pF



## 6.6 Typical Characteristics




## 7 Parameter Measurement Information




Copyright © 2018, Texas Instruments Incorporated



**图 7. On Resistance**



**图 8. Off Leakage**



**图 9. On Leakage**




Copyright © 2018, Texas Instruments Incorporated

- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- (2) C<sub>L</sub> includes probe and jig capacitance.

**图 10. t<sub>SWITCH</sub> timing**


**Parameter Measurement Information (continued)**



Copyright © 2018, Texas Instruments Incorporated

- (1) All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- (2)  $C_L$  includes probe and jig capacitance.


**Figure 11.  $t_{ON}$  and  $t_{OFF}$  Timing for  $\overline{OE}$**



Copyright © 2018, Texas Instruments Incorporated


**Figure 12. Off Isolation**

**Parameter Measurement Information (continued)**



Copyright © 2018, Texas Instruments Incorporated


**Figure 13. Crosstalk**



Copyright © 2017, Texas Instruments Incorporated

**Figure 14. BW and Insertion Loss**


Parameter Measurement Information (continued)



Copyright © 2017, Texas Instruments Incorporated


15.  $t_{PD}$ ,  $t_{SKEW(INTRA)}$  and  $t_{SKEW}$  Setup

**Parameter Measurement Information (continued)**



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 100$  ps,  $t_f = 100$  ps.
- (2)  $C_L$  includes probe and jig capacitance.


**Figure 16.  $t_{PD}$**



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 100$  ps,  $t_f = 100$  ps.
- (2)  $C_L$  includes probe and jig capacitance.


**Figure 17.  $t_{SKEW}$**

**Parameter Measurement Information (continued)**



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 100 ps, t<sub>f</sub> = 100 ps.
- (2) C<sub>L</sub> includes probe and jig capacitance.
- (3) t<sub>SK(INTER)</sub> is the max skew between all channels. Diagram exaggerates t<sub>SK(INTER)</sub> to show measurement technique

**18. t<sub>SKEW</sub>**



Copyright © 2017, Texas Instruments Incorporated

- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- (2) C<sub>L</sub> includes probe and jig capacitance.


**19. t<sub>BBM</sub>**

## 8 Detailed Description

### 8.1 Overview

The TS5MP645 is a high-speed 4 Data lane 2:1 MIPI Switch. The device includes 10 channels (5 differential) with 4 differential data lanes and 1 differential clock lane for D-PHY, CSI or DSI. The switch allows a single MIPI port to interface between two MIPI modules, expanding the number of potential MIPI devices that can be used within a system that is MIPI port limited.

### 8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated



## 8.3 Feature Description

### 8.3.1 Powered-Off Protection

When the TS5MP645 is powered off ( $V_{DD} = 0\text{ V}$ ) the I/Os and digital logic pins of the device will remain in a high impedance state. The crosstalk, off-isolation, and leakage remains within the electrical specifications. This prevents errant voltages from reaching the rest of the system and maintains isolation when the system is powering up.

Figure 20 shows an example system containing a switch without powered-off protection with the following system level scenario

1. Subsystem A powers up and starts sending information to Subsystem B that remains unpowered.
2. The I/O voltage back powers the supply rail in Subsystem B.
3. The digital logic is back powered and turns on the switch. The signal is transmitted to Subsystem B before it is powered and damages it.




Figure 20. System Without Powered-Off Protection

With powered-off protection, the switch prevents back powering the supply and the switch remains high-impedance. Subsystem B remains protected.




Figure 21. System With Powered-Off Protection

This feature has the following system level benefits.


- Protects the system from damage.
- Prevents data from being transmitted unintentionally
- Eliminates the need for power sequencing solutions reducing BOM count and cost, simplifying system design and improving reliability.

## Feature Description (continued)

### 8.3.2 1.8 V Logic Compatible Inputs


The TS5MP645 has 1.8 V logic compatible digital inputs for switch control. Regardless of the  $V_{DD}$  voltage the digital input thresholds remained fixed, allowing a 1.8 V processor GPIO to control the TS5MP645 without the need for an external translator. This saves both space and BOM cost.

An example setup for a system without a 1.8 V logic compatible input is shown in [Figure 22](#). Here the supply mismatch between the processor and its GPIO output and the supply to the switch require a translator.



**Figure 22. System Without 1.8 V Logic Compatible Inputs**

With the 1.8 V logic compatibility in the TS5MP645, the translator is built in to the device so that the external components are no longer needed, simplifying the system design and overall cost.



**Figure 23. System With 1.8 V Logic Compatible Inputs**

### 8.3.3 Low Power Disable Mode

The TS5MP645 has a low power mode that places all the signal paths in a high impedance state and lowers the current consumption while the device is not in use. To put the device in low power mode and disable the switch, the output enable pin  $\overline{OE}$  must be supplied with a logic high signal.

## 8.4 Device Functional Modes

### 8.4.1 Pin Functions

SEL and  $\overline{\text{OE}}$  have weak 6-M $\Omega$  pulldown resistors to prevent floating input logic.

**表 1. Function Table**

$\overline{\text{OE}}$	SEL	Function
H	X	I/O pins High-Impedance
L	L	CLK(P/N) = CLKA(P/N)
		Dn(P/N) = DAn(P/N)
L	H	CLK(P/N) = CLKB(P/N)
		Dn(P/N) = DBn(P/N)

### 8.4.2 Low Power Mode

While the output enable pin  $\overline{\text{OE}}$  is supplied with a logic high the device remains in low power state. This reduces the current consumption substantially and the switches are be high impedance. The SEL pin is ignored while the  $\overline{\text{OE}}$  remains high. Upon exiting low power mode, the switch status reflects the SEL pin as seen in [表 1](#).

### 8.4.3 Switch Enabled Mode

While the output enable pin  $\overline{\text{OE}}$  is supplied with a logic low the device will remain in switch enabled mode.

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.2 Typical Application

Figure 24 represents a typical application of the TS5MP645 MIPI switch. The TS5MP645 is used to switch signals between multiple MIPI modules and a single MIPI port on a processor. This expands the capabilities of a single port to handle multiple MIPI modules.




Figure 24. Typical TS5MP645 Application

#### 9.2.1 Design Requirements

Design requirements of the MIPI standard being used must be followed. Supply pin decoupling capacitors of 2.2  $\mu\text{F}$  and 100 nF are recommended for best performance. The TS5MP645 has internal 6-M $\Omega$  pulldown resistors on SEL and  $\overline{\text{OE}}$ . The pulldown on these pins ensure that the digital remains in a non-floating state during system power-up to prevent shoot through current spikes and an unknown switch status. By default the switch will power up enabled and with the A path selected until driven externally by the processor.


#### 9.2.2 Detailed Design Procedure

The TS5MP645 can be properly operated without any external components. However, TI recommends that unused I/O signal pins be connected to ground through a 50  $\Omega$  resistor to prevent signal reflections and maintain device performance. The NC pins of the device do not require any external connections or terminations and have no connection to the rest of the device internally.

The clock and data lanes can be interchanged as necessary to facilitate the best layout possible for the application. For example the clock can be placed on the D1 channel and a data lane can be used on the CLK channel if this improves the layout. In addition the signal lines of the TS5MP645 are routed single ended on the chip die. This makes the device suitable for both differential and single-ended high-speed systems.

## Typical Application (continued)

### 9.2.3 Application Curves



⊠ 25. Differential Bandwidth

## 10 Power Supply Recommendations

When the TS5MP645 is powered off ( $V_{DD} = 0$  V), the I/Os of the device remains in a high-Z state. The crosstalk, off-isolation, and leakage remain within the electrical [Specifications](#). Power to the device is supplied through the VDD pin. Decoupling capacitors of 100 nF and 2.2  $\mu$ F are recommended on the supply.

## 11 Layout

### 11.1 Layout Guidelines

Place the supply de-coupling capacitors as close to the VDD and GND pin as possible. The spacing between the power traces, supply and ground, and the signal I/O lines, clock and data, should be a minimum of three times the trace width of the signal I/O lines to maintain signal integrity.

The characteristic impedance of the trace(s) must match that of the receiver and transmitter to maintain signal integrity. Route the high-speed traces using a minimum amount of vias and corners. This will reduce the amount of impedance changes.

When it becomes necessary to make the traces turn 90°, use two 45° turns or an arc instead of making a single 90° turn.


Do not route high-speed traces near crystals, oscillators, external clock signals, switching regulators, mounting holes or magnetic devices.

Avoid stubs on the signal lines.

All I/O signal traces should be routed over a continuous ground plane with no interruptions. The minimum width from the edge of the trace to any break in the ground plane must be 3 times the trace width. When routing on PCB inner signal layers, the high speed traces should be between two ground planes and maintain characteristic impedance.

High speed signal traces must be length matched as much as possible to minimize skew between data and clock lines.

### 11.2 Layout Example



⊠ 26. Layout Example

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントのサポート

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。


### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。




**PACKAGE OUTLINE**

**YFP0036**

**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




**EXAMPLE BOARD LAYOUT**

**YFP0036**

**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

**EXAMPLE STENCIL DESIGN**

**YFP0036**

**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

- 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS5MP645NYFPR	NRND	DSBGA	YFP	36	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TS5MP645	
TS5MP645YFPR	NRND	DSBGA	YFP	36	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TS5MP645	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5MP645NYFPR	DSBGA	YFP	36	3000	180.0	8.4	2.58	2.58	0.62	4.0	8.0	Q1
TS5MP645YFPR	DSBGA	YFP	36	3000	330.0	12.4	2.58	2.58	0.62	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5MP645NYFPR	DSBGA	YFP	36	3000	182.0	182.0	20.0
TS5MP645YFPR	DSBGA	YFP	36	3000	335.0	335.0	25.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YFP0036

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS  
NOT TO SCALE

4222013/A 04/2015

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YFP0036

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4222013/A 04/2015

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated