

# UC2843A-Q1 電流モード PWM コントローラ

## 1 特長

- 車載アプリケーション認定済み
- 拡張温度範囲: -40°C~125°C
- オフラインおよび DC-DC コンバータ用に最適化
- 低いスタートアップ電流 (0.5mA 未満)
- 調整済みの発振器放電電流
- 自動フィードフォワード補償
- パルス単位の電流制限
- 拡張された負荷応答特性
- ヒステリシス付きの低電圧誤動作防止
- ダブル パルス抑制
- 大電流トーテムポール出力
- 内部トリムされたバンドギャップ リファレンス
- 500kHz 動作
- 低  $R_O$  のエラー アンプ
- WEBENCH® Power Designer により、UC2843A-Q1 を使用するカスタム設計を作成

## 2 アプリケーション

- スイッチ・モード電源 (SMPS)
- DC/DC コンバータ
- パワー・モジュール
- 産業用 PSU
- バッテリ駆動 PSU

## 3 概要

UC2843A-Q1 制御デバイスは、UC2843 のピン互換の改良版です。このデバイスは、電流モードのスイッチ モード電源の制御に必要な機能を提供し、次のような改良された機能を備えています。スタートアップ電流は 0.5mA 未満と規定されています。発振器放電は 8.3mA に調整されます。UVLO 時には、5V 以上の  $V_{CC}$  に対して出力段は 1.2V 未満で最低 10mA をシンクできます。


### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
UC2843A-Q1	D (SOIC, 8)	4.90 mm × 6.00mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

### デバイス比較表

デバイス	UVLO オン	UVLO オフ	最大デューティ サイクル
UC2843A-Q1	8.5 V	7.9 V	100% 未満



Copyright © 2017, Texas Instruments Incorporated

アプリケーション概略図



## Table of Contents

<b>1 特長</b> .....	1	7.1 Application Information.....	12
<b>2 アプリケーション</b> .....	1	7.2 Typical Application.....	12
<b>3 概要</b> .....	1	<b>8 Power Supply Recommendations</b> .....	13
<b>4 Pin Configuration and Functions</b> .....	3	<b>9 Layout</b> .....	13
Pin Functions.....	3	9.1 Layout Guidelines.....	13
<b>5 Specifications</b> .....	4	<b>10 Device and Documentation Support</b> .....	14
5.1 Absolute Maximum Ratings.....	4	10.1 Device Support.....	14
5.2 ESD Ratings.....	4	10.2 Documentation Support.....	14
5.3 Recommended Operating Conditions.....	4	10.3 Related Links.....	14
5.4 Thermal Information.....	4	10.4 ドキュメントの更新通知を受け取る方法.....	15
5.5 Electrical Characteristics.....	5	10.5 サポート・リソース.....	15
5.6 Typical Characteristics.....	7	10.6 Trademarks.....	15
<b>6 Detailed Description</b> .....	8	10.7 静電気放電に関する注意事項.....	15
6.1 Overview.....	8	10.8 用語集.....	15
6.2 Functional Block Diagram.....	8	<b>11 Revision History</b> .....	15
6.3 Feature Description.....	8	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	16
6.4 Device Functional Modes.....	11		
<b>7 Application and Implementation</b> .....	12		

## 4 Pin Configuration and Functions




図 4-1. SOIC Package 8-Pin D Top View

### Pin Functions

表 4-1. Pin Functions

SOIC (8)		Type <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
COMP	1	O	Outputs the low impedance 1-MHz internal error amplifier that is also the input to the peak current limit or PWM comparator, with an open-loop gain (AVOL) of 90 dB. This pin is capable of sinking a maximum of 6 mA and is not internally current limited.
FB	2	I	Input to the error amplifier that can be used to control the power converter voltage-feedback loop for stability.
ISENSE	3	I	Input to the peak current limit, PWM comparator of the UCx84xA controllers. When used in conjunction with a current sense resistor, the error amplifier output voltage controls the power systems cycle-by-cycle peak current limit. The maximum peak current sense signal is internally clamped to 1 V. See Functional Block Diagram
RT/CT	4	I	Input to the internal oscillator that is programmed with an external timing resistor (RT) and timing capacitor (CT). See Oscillator for information on properly selecting these timing components. TI recommends using capacitance values from 470 pF to 4.7 nF. TI also recommends that the timing resistor values chosen be from 5 kΩ to 100 kΩ.
GND	5	-	This is the controller signal ground.
OUTPUT	6	O	Output of 1-A totem pole gate driver. This pin can sink and source up to 1 A of gate driver current. A gate driver resistor must be used to limit the gate driver current.
VCC	7	I	Bias input to the gate driver. This pin must have a biasing capacitor that is at least 10 times greater than the gate capacitance of the main switching FET used in the design.
VREF	8	O	Reference voltage output of the PWM controller. This pin must supply no more than 10 mA under normal operation. This output is short-circuit protected at roughly 100 mA. This reference is also used for internal comparators and needs a high frequency bypass capacitor of 1 μF. The VCC capacitor also must be at least 10 times greater than the capacitor on the VREF pin.

(1) I = Input; O = Output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

PARAMETER		MIN	MAX	UNIT
V <sub>CC</sub> voltage (low impedance source)	VCC pin		30	V
V <sub>CC</sub> voltage (I <sub>CC</sub> mA)			Self limiting	
Output current, I <sub>OUT</sub>			±1	A
Output energy (capacitive load)			5	μJ
Analog inputs (pins 2, 3, and 4)		-0.3	6.3	V
Maximum negative voltage	All pins	-0.3		V
Error amplifier output sink current, I <sub>COMP</sub>			10	mA
Power dissipation at T <sub>A</sub> ≤ 25°C			1	W
Lead temperature (soldering, 10 s)			300	°C
Junction temperature, T <sub>J</sub>		-55	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Bias supply voltage		11		V
V <sub>FB</sub> , V <sub>RC</sub> , V <sub>VFB</sub>	Voltage on analog pins	-0.1		5	V
V <sub>OUT</sub>	Gate driver output voltage	-0.1		V <sub>CC</sub>	V
I <sub>VCC</sub>	Supply bias current			25	mA
I <sub>VREF</sub>	Output current			10	mA
f <sub>OSC</sub>	Oscillator frequency			500	kHz
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

### 5.4 Thermal Information

THERMAL METRIC			UNIT
θ <sub>JA</sub>	Package Thermal impedance	117.4	°C/W

## 5.5 Electrical Characteristics

Unless otherwise stated, these specifications apply for  $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (UC2843A-Q1);  $T_A = T_J$ ;  $V_{CC} = 15\text{ V}^{(1)}$ ;  $R_T = 10\text{ k}\Omega$ ;  $C_T = 3.3\text{ nF}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE					
Output voltage	$T_J = 25^{\circ}\text{C}$ , $I_O = 1\text{ mA}$	4.95	5	5.05	V
Line regulation	$12 \leq V_{IN} \leq 25\text{ V}$		6	20	mV
Load regulation	$1 \leq I_O \leq 20\text{ mA}$		6	25	mV
Temperature stability <sup>(2)</sup>			0.2	0.4	mV/ $^{\circ}\text{C}$
Total output variation	Line, Load, Temperature	4.9		5.1	V
Output noise voltage <sup>(7)</sup>	$10\text{ Hz} \leq f \leq 10\text{ kHz}$ ; $T_J = 25^{\circ}\text{C}$		50		$\mu\text{V}$
Long-term stability <sup>(7)</sup>	$T_A = 125^{\circ}\text{C}$ , 1000 hrs		5	25	mV
Output short circuit		-30	-100	-180	mA
OSCILLATOR					
Initial accuracy	$T_J = 25^{\circ}\text{C}$	47	52	57	kHz
Voltage stability	$12 \leq V_{CC} \leq 25\text{ V}$		0.2	1	%
Temperature stability <sup>(7)</sup>	$T_{MIN} \leq T_A \leq T_{MAX}$		5		%
Amplitude <sup>(7)</sup>	$V_{RT/CT}$ (pin 4) peak to peak		1.7		V
Discharge current <sup>(4)</sup>	$T_J = 25^{\circ}\text{C}$ , $V_{RT/CT} = 2\text{ V}$	7.8	8.3	8.8	mA
	$V_{RT/CT} = 2\text{ V}$	7.5		8.8	

**UC2843A-Q1**

JAJSN12B – MAY 2008 – REVISED OCTOBER 2024

 Unless otherwise stated, these specifications apply for  $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (UC2843A-Q1);  $T_A = T_J$ ;  $V_{CC} = 15\text{ V}^{(1)}$ ;  $R_T = 10\text{ k}\Omega$ ;  $C_T = 3.3\text{ nF}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ERROR AMPLIFIER</b>						
	Input voltage	$V_{COMP} = 2.5\text{ V}$	2.45	2.5	2.55	V
	Input bias current			-0.3	-1	$\mu\text{A}$
$A_{VOL}$	Open-loop gain	$2 \leq V_O \leq 4\text{ V}$	65	90		dB
	Unity gain bandwidth <sup>(7)</sup>	$T_J = 25^{\circ}\text{C}$	0.7	1		MHz
CMRR	Common mode rejection ratio	$12 \leq V_{CC} \leq 25\text{ V}$	60	70		dB
	Output sink current	$V_{FB} = 2.7\text{ V}$ , $V_{COMP} = 1.1\text{ V}$	2	6		mA
	Output source current	$V_{FB} = 2.3\text{ V}$ , $V_{COMP} = 5\text{ V}$	-0.5	-0.8		mA
	$V_{OUT}$ high	$V_{FB} = 2.3\text{ V}$ , $R_L = 15\text{ k}\Omega$ to ground	5	6		V
	$V_{OUT}$ low	$V_{FB} = 2.7\text{ V}$ , $R_L = 15\text{ k}\Omega$ to $V_{REF}$		0.7	1.1	V
<b>CURRENT SENSE</b>						
	Gain <sup>(5)</sup> <sup>(6)</sup>		2.85	3	3.15	V/V
	Maximum input signal <sup>(5)</sup>	$V_{COMP} = 5\text{ V}$	0.9	1	1.1	V
PSRR	Power supply rejection ratio <sup>(5)</sup>	$12 \leq V_{CC} \leq 25\text{ V}$		70		dB
	Input bias current			-2	-10	$\mu\text{A}$
	Delay to output <sup>(7)</sup>	$V_{ISENSE} = 0$ to $2\text{ V}$		150	300	ns
<b>OUTPUT</b>						
	Output low level	$I_{SINK} = 20\text{ mA}$		0.1	0.4	V
		$I_{SINK} = 200\text{ mA}$		1.5	2.2	
	Output high level	$I_{SOURCE} = 20\text{ mA}$	13	13.5		V
		$I_{SOURCE} = 200\text{ mA}$	12	13.5		
	Rise time <sup>(7)</sup>	$T_J = 25^{\circ}\text{C}$ , $C_L = 1\text{ nF}$		25	150	ns
	Fall time <sup>(7)</sup>	$T_J = 25^{\circ}\text{C}$ , $C_L = 1\text{ nF}$		25	150	ns
	UVLO saturation	$V_{CC} = 5\text{ V}$ , $I_{SINK} = 10\text{ mA}$		0.7	1.2	V
<b>UNDERVOLTAGE LOCKOUT</b>						
	Start threshold		7.8	8.4	9	V
	Minimum operation voltage after turnon		7	7.6	8.2	V
<b>PWM</b>						
	Maximum duty cycle		92	96	100	%
	Minimum duty cycle				0	%
<b>TOTAL STANDBY CURRENT</b>						
	Start-up current			0.3	0.5	mA
	Operating supply current	$V_{FB} = V_{ISENSE} = 0\text{ V}$		11	17	mA
	$V_{CC}$ Zener voltage	$I_{CC} = 25\text{ mA}$	30	39		V

## 5.6 Typical Characteristics




图 5-1. Output Saturation Characteristics





图 5-2. Error Amplifier Open-Loop Frequency Response

## 6 Detailed Description

### 6.1 Overview

The UC2843A-Q1 fixed-frequency pulse-width-modulator (PWM) controllers are designed to operate at switching frequencies up to 500 kHz. This controller is designed for peak current mode (PCM) and can be used in isolated and non-isolated power supply designs. These controllers can drive FETs directly from the output, which is capable of sourcing and sinking up to 1 A of gate driver current. These devices also have a built-in low-impedance amplifier that can be used in non-isolated designs to control the power supply output voltage and feedback loop.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

#### 6.3.1 Pulse-by-Pulse Current Limiting

Pulse-by-pulse limiting is inherent in the current mode control scheme. An upper limit on the peak current can be established by simply clamping the error voltage. Accurate current limiting allows optimization of magnetic and power semiconductor elements while ensuring reliable supply operation.

#### 6.3.2 Current Sense Circuit

Peak current ( $I_S$ ) is determined by 式 1:

$$I_{S(\max)} \times \frac{1V}{R_S} \quad (1)$$

A small RC filter may be required to suppress switch transients.






図 6-1. Current Sense Circuit Diagram

### 6.3.3 Error Amplifier Configuration

The error amplifier can source up to 0.8 mA, and sink up to 6 mA.




図 6-2. Error Amplifier Configuration Diagram

### 6.3.4 Undervoltage Lockout

The UC2843A-Q1 device features undervoltage lockout protection circuits for controlled operation during power-up and power-down sequences. Undervoltage lockout thresholds for the UC2843A-Q1 device is optimized for two groups of applications: off-line power supplies and DC-DC converters. The UC2843A-Q1 controller has a much narrower  $V_{CC_{ON}}$  to  $V_{CC_{OFF}}$  hysteresis and may be used in DC to DC applications where the input is considered regulated.

During UVLO the device draws typically 0.3 mA of supply current. The low  $V_{CC}$  current of the UC2843A-Q1 results in lower power drawn from the line. The reduced start-up current is of particular concern in off-line supplies where the device is *powered-up* from the high-voltage DC rail, then bootstrapped to an auxiliary winding on the main transformer. Power is then dissipated in the start-up resistor which is sized by the device's start-up current. Lowering this by 50% in the UC2843A-Q1 reduces the resistor's power loss by the same percentage. Once crossing the turnon threshold the device supply current increases typically to about 11 mA. During undervoltage lockout, the UC2843A-Q1 device prevents the power MOSFET from parasitically turning on due to the *Miller* effect at power-up. This improved design to the lower totem-pole transistor's operation during undervoltage lockout allows the device to sink higher currents, up to 10 mA, at saturation voltages as low as 0.7 V, compared to the UCx84x devices which would only sink up to 0.2 mA under the same conditions.








图 6-3. Undervoltage Lockout

6.3.5 Oscillator





For  $R_T > 5 \text{ k}$   $f \approx \frac{1.72}{R_T \times C_T}$

图 6-6. Oscillator Section




图 6-7. Slope Compensation

Precision operation at high frequencies with an accurate maximum duty cycle, see 图 6-5, can now be obtained with the UC2843A-Q1 device due to its trimmed oscillator discharge current. This nullifies the effects of production variations in the initial discharge current or dead time.

A fraction of the oscillator ramp can be resistively summed with the current sense signal, to provide slope compensation for converters requiring duty cycles over 50%. Capacitor C forms a filter with R2 to suppress the leading-edge switch spikes.

## 6.4 Device Functional Modes

### 6.4.1 Normal Operation

The device can be used in peak current mode (PCM) control or voltage mode (VM) control. When the converter is operating in PCM, the voltage amplifier output will regulate the converter's peak current and duty cycle. When the device is used in VM control, the voltage amplifier output will regulate the power converter's duty cycle. The regulation of the system's peak current and duty cycle can be achieved with the use of the integrated error amplifier and external feedback circuitry.

### 6.4.2 Undervoltage Lockout (UVLO) Start-Up

During system start-up, VCC voltage starts to rise from 0. Before the VCC voltage reaches its corresponding start threshold, the device is operating in UVLO mode. After the UVLO turn start-up threshold is met the device will become active and the reference will come up to 5 V.

### 6.4.3 UVLO Turnoff Mode

If the bias voltage to VCC drops below the UVLO minimum operating voltage, PWM switching stops and the reference will become inactive, returning to 0 V. The device can be restarted by applying a voltage greater than the UVLO start threshold to the VCC pin.

## 7 Application and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

---

### 7.1 Application Information

The UC2843A-Q1 controller is a peak-current mode pulse-width modulator. The controller has an onboard amplifier and can be used in isolated or nonisolated power supply designs. There is an onboard totem-pole gate driver capable of delivering 1 A of peak current. This is a high-speed PWM capable of operating at switching frequencies up to 500 kHz.

### 7.2 Typical Application

A typical application for the UC2843A-Q1 in an off-line flyback converter is shown in [Figure 7-1](#). The UC2843A uses an inner current control loop that contains a small current sense resistor which senses the primary inductor current ramp. This current sense resistor transforms the inductor current waveform to a voltage signal that is input directly into the primary side PWM comparator. This inner loop determines the response to input voltage changes. An outer voltage control loop involves comparing a portion of the output voltage to a reference voltage at the input of an error amplifier. When used in an off-line isolated application, the voltage feedback of the isolated output is accomplished using a secondary-side error amplifier and adjustable voltage reference, such as the TL431. The error signal crosses the primary to secondary isolation boundary using an opto-isolator whose collector is connected to the VREF pin and the emitter is connected to FB. The outer voltage control loop determines the response to load changes.



## 10 Device and Documentation Support

### 10.1 Device Support

#### 10.1.1 Development Support

- TI Engineer-to-Engineer Support Forum, <https://e2e.ti.com/>

##### 10.1.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the UCx84xA device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

#### 10.1.2 Device Nomenclature

$C_{IN}$	Input bulk capacitance
$C_{OUT}$	Output capacitance
$D$	Duty cycle
$ESR$	Equivalent series resistance
$G_{BC}(f)$	An estimate of the transfer function from the output of the opto-isolator to the PWM control voltage.
$G_O$	The DC gain of the control to output transfer function.
$G_{OPTO}(f)$	The approximate transfer function across the opto-isolator in the design.
$I_{LPM}$	Transformer primary average current
$I_{LpPK}$	Peak transformer primary current
$L_{PM}$	Transformer primary magnetizing inductance
$L_{SM}$	Transformer secondary magnetizing inductance
$N_{PS}$	Primary to secondary transformer turns ratio
$N_{AS}$	Auxiliary to secondary transformer turns ratio
$T_V(f)$	is the feedback control loop transfer function.
$V_{INripple}$	Input ripple voltage

### 10.2 Documentation Support

#### 10.2.1 Related Documentation

For related documentation see the following:

[Design Review: 150 Watt Current-Mode Flyback \(SLUP078\)](#)

#### 10.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**表 10-1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
UC1842A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC1843A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC1844A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC1845A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC2842A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC2843A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC2844A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC2845A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC3842A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC3843A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC3844A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
UC3845A	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 10.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.5 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 10.6 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.  
WEBENCH® is a registered trademark of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 10.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。  
ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.8 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (July 2022) to Revision B (October 2024)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
Changed in Absolute Maximum Ratings, Lead Temperature (soldering, 10s) from 260°C to 300°C.....	4

• Changed Thermal Information, Package Thermal Impedance from 97°C/W to 117.4°C/W.....	4
• Added missing "≤" in Electrical Characteristics table, CURRENT SENSE: PSRR, test conditions .....	5
• Changed in Electrical Characteristics table, OUTPUT SECTION: Rise and fall time, typical value from 50ns to 25ns.....	5
• Changed in Electrical Characteristics table, PWM SECTION: maximum duty cycle, minimum value from 94% to 92%.....	5
• Changed Electrical Characteristics table, TOTAL STANDBY CURRENT, Vcc Zener voltage, typical value from 34V to 39V.....	5
• Updated Typical Characteristics Frequency vs Rt and Maximum Duty Cycle vs Rt graphs.....	7

---

**Changes from Revision \* (May 2008) to Revision A (July 2022)**
**Page**

• Updated analog input pins 3 and 5 to 2, 3, and 4.....	4
• Added Junction Temperature, T <sub>J</sub> to the Absolute Maximum Ratings table.....	4
• Added Recommended Operating Conditions.....	4
• Changed Low-level Output Voltage from 15 V to 1.5 V.....	5

---

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC2843AQD8RQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ, UC2843AQ)	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF UC2843A-Q1 :**

- Catalog : [UC2843A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2843AQD8RQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2843AQD8RQ1	SOIC	D	8	2500	356.0	356.0	35.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated