

■ [Order](http://www.tij.co.jp/product/jp/UCC27714?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Now

[UCC27714](http://www.tij.co.jp/product/ucc27714?qgpn=ucc27714)

参考資料

JAJSC44B –AUGUST 2015–REVISED MARCH 2017

UCC27714、高速**600V**ハイサイド**/**ローサイド・ゲート・ドライバ、 ピーク出力**4A**

Technical [Documents](http://www.tij.co.jp/product/jp/UCC27714?dcmp=dsproject&hqs=td&#doctype2)

1 特長

Æ

- それぞれ独立した入力を備えたハイサイドおよび ローサイド構成
- 最大600Vで動作可能(HSピン)
- ブートストラップ動作用に設計されたフローティ ング・チャネル
- ピーク出力電流能力:4Aシンク、4Aソース (VDD = 15V時)
- • クラス最小の伝播遅延(最大125ns)
- • クラス最高の遅延マッチング性能(最大20ns)
- TTLおよびCMOS互換の入力ロジック
- VDDバイアス電源範囲:10V~20V
- 両方のチャネルに対するバイアスUVLO保護
- レール・ツー・レール駆動
- 負の過渡電圧時にも堅牢な動作
- 高いdv/dt耐性(HSピン)
- ロジック用(VSS)とドライバ用(COM)に個別 のグランドを備え、電圧差に対応
- オプションのイネーブル機能(ピン4)
- 入力フローティング時に出力をLowに保持
- 入力およびイネーブル・ピンの電圧レベルがVDD ピンのバイアス電源電圧に制限されない
- ハイサイドとローサイドの電圧ピンを個別に備え ることで、沿面距離と空間距離を最大化
- 入力ピンとイネーブル・ピンに負電圧処理機能を 搭載

概略回路図

2 アプリケーション

Tools & [Software](http://www.tij.co.jp/product/jp/UCC27714?dcmp=dsproject&hqs=sw&#desKit)

• オフラインのACおよびDC電源で使用されるハー フブリッジおよびフルブリッジ・コンバータ

Support & **[Community](http://www.tij.co.jp/product/jp/UCC27714?dcmp=dsproject&hqs=support&#community)**

 22

- サーバ、通信、IT、および産業用インフラストラ クチャ向けの高密度スイッチング電源
- ソーラー・インバータ、モーター・ドライブ、 UPS

3 概要

UCC27714は、4Aのソース電流能力および4Aのシンク電 流能力を持つ600Vのハイサイド/ローサイド・ゲート・ドライ バであり、パワーMOSFETやIGBTの駆動に適していま す。1つのグランド基準チャネル(LO)と、ブートストラップ 電源で動作するよう設計された1つのフローティング・チャ ネル(HO)から構成されています。優れた堅牢性とノイズ 耐性を備え、HSピンでは最大–8Vpcの負電圧に対しても 動作ロジックを保持できます(VDD = 12V時)。

10V~20Vの幅広いバイアス電源入力に対応し、VCC とHBの両方のバイアス電源ピンに対してUVLO保護を備 えています。UCC27714は、SOIC-14パッケージで供給さ れ、–40°C~125°Cの温度範囲で仕様が規定されていま す。

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。

標準的な伝播遅延の比較

7.4 Device Functional Modes.. [21](#page-20-0) **8 Application and Implementation** [27](#page-26-0) 8.1 Application Information.. [27](#page-26-1) 8.2 Typical Application ... [27](#page-26-2) **9 Power Supply Recommendations**...................... [35](#page-34-0) **10 Layout**... [35](#page-34-1) 10.1 Layout Guidelines ... [35](#page-34-2) 10.2 Layout Example .. [35](#page-34-3) **11** デバイスおよびドキュメントのサポート [36](#page-35-0) 11.1 デバイス・サポート .. [36](#page-35-1) 11.2 商標... [36](#page-35-2) 11.3 静電気放電に関する注意事項 [36](#page-35-3) 11.4 Glossary .. [36](#page-35-4) 11.5 ドキュメントの更新通知を受け取る方法..................... [36](#page-35-5) 11.6 コミュニティ・リソース .. [36](#page-35-6) **12** メカニカル、パッケージ、および注文情報 [37](#page-36-0)

4 改訂履歴

Revision A (August 2015) から **Revision B** に変更 **Page**

`

[UCC27714](http://www.ti.com/product/ucc27714?qgpn=ucc27714) www.ti.com JAJSC44B –AUGUST 2015–REVISED MARCH 2017

5 Pin Configuration and Functions

Pin Functions

6 Specifications

6.1 Absolute Maximum Ratings(1) (2)

Over operating free-air temperature range (unless otherwise noted), all voltages are with respect to COM (unless otherwise noted), currents are positive into and negative out of the specified terminal. (1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See Packaging Section of the datasheet for thermal limitations and considerations of packages.
(3) The maximum voltage on the Input pins is not restricted by the voltage on the VDD pin.

The maximum voltage on the Input pins is not restricted by the voltage on the VDD pin.

(4) Values are verified by characterization on bench.

6.2 ESD Ratings

(1) These devices are sensitive to electrostatic discharge; follow proper device handing procedures

6.3 Recommended Operating Conditions

All voltages are with respect to COM, -40° C < T_J < 125°C, currents are positive into, negative out of the specified terminals

(1) Logic operational for HS of –8 V to 600 V at HB – HS = 12 V

(2) At $VDD - COM = 10 V$

 (3) At VDD – COM = 15 V

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

[UCC27714](http://www.ti.com/product/ucc27714?qgpn=ucc27714)

JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

6.5 Electrical Characteristics

At VDD = VHB = 15 V, VSS = VHS = 0, all voltages are with respect to COM, no load on LO and HO, -40° C < T_J < 125°C, current are positive into and negative out of the specified terminal, over operating free-air temperature range (unless otherwise noted)

(1) R_{OH} represents on-resistance of only the P-Channel MOSFET device in pull-up structure of UCC27714 output stage. Refer to [Output](#page-17-0) **[Stage](#page-17-0)**

(2) Ensured by Design, Not tested in production

6.6 Timing Requirements

Figure 1. Typical Test Timing Diagram

[UCC27714](http://www.ti.com/product/ucc27714?qgpn=ucc27714) JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

6.7 Typical Characteristics

[UCC27714](http://www.ti.com/product/ucc27714?qgpn=ucc27714)

JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

12

Figure 30. HO Output Pull-Up Resistance vs Temperature Figure 31. EN ON Response Time vs Temperature

7 Detailed Description

7.1 Overview

High-current, gate-driver devices are required in switching power applications for a variety of reasons. In order to implement fast switching of power devices and reduce associated switching power losses, a powerful gate-driver device is employed between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate-driver devices are indispensable when having the PWM controller device directly drive the gates of the switching devices is sometimes not feasible. In the case of digital power supply controllers, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch.

In bridge topologies, like hard-switch half bridge, hard-switch full bridge, half-bridge and full-bridge LLC, phaseshift full bridge, 2-transistor forward, the source and emitter pin of the top-side power MOSFET and IGBT switch is referenced to a node whose voltage changes dynamically; that is, not referenced to a fixed potential, so floating-driver devices are necessary in these topologies.

The UCC27714 is a high-side and low-side driver dedicated for offline AC-to-DC power supplies and inverters. The high side is a floating driver that can be biased effectively using a bootstrap circuit, and can handle up to 600-V. The driver includes an enable and disable function, and can be used with 100% duty cycle as long as HB-HS can be above UVLO of the high side.

The device features industry best-in-class propagation delays and delay matching between both channels aimed at minimizing pulse distortion in high-frequency switching applications. Each channel is controlled by its respective input pins (HI and LI), allowing full and independent flexibility to control on and off state of the output. The UCC27714 includes protection features wherein the outputs are held low when inputs are floating or when the minimum input pulse width specification is not met. The driver inputs are CMOS and TTL compatible for easy interface to digital power controllers and analog controllers alike. An optional enable and disable function is included in Pin 4 of the UCC27714. The pin is internally pulled to VDD for active-high logic and can be left open (NC) for standard operation when outputs are enable by default. If the pin is pulled to GND, then outputs are disabled.

7.2 Functional Block Diagram

Figure 38. UCC27714 Block Diagram

7.3 Feature Description

7.3.1 VDD and Under Voltage Lockout

The UCC27714 has an internal under voltage-lockout (UVLO) protection feature on the supply circuit blocks between VDD and VSS pins, as well as between HB and HS pins. When VDD bias voltage is lower than the $V_{VDD(on)}$ threshold at device start-up or lower than $V_{VDD(off)}$ after start-up, the VDD UVLO feature holds both the LO and HO outputs LOW, regardless of the status of the HI and LI inputs. On the other hand, if HB-HS bias supply voltage is lower than the V_{VHB(on)} threshold at start-up or V_{VHB(off)} after start-up, the HB-HS UVLO feature only holds HO to LOW, regardless of the status of the HI. The LO output status is not affected by the HB-HS UVLO feature (see [Table](#page-14-1) 1 and [Table](#page-14-2) 2). This allows the LO output to turn-on and re-charge the HB-HS capacitor using the boot-strap circuit and thus allows HB-HS bias voltage to surpass the $V_{VHB(0n)}$ threshold.

Both the VDD and VHB UVLO protection functions are provided with a hysteresis feature. This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept a small drop in the bias voltage which is bound to happen when the device starts switching and quiescent current consumption increases instantaneously, as well as when the boot-strap circuit charges the HB-HS capacitor during the first instance of LO turn-on causing a drop in VDD voltage.

The UVLO circuit of VDD-VSS and HB-HS in UCC27714 generate internal signals to enable/disable the outputs after UVLO_ON/UVLO_OFF thresholds are crossed respectively (please refer to [Figure](#page-15-0) 39). Design considerations indicate that the UVLO propagation delay before the outputs are enabled and disabled can vary from 10 μ s to 70 μ s.

Special attention must be paid to the situation when the VDD-VSS voltage drops rapidly, during abnormal condition tests such as pin-to-pin shorting. If VDD-VSS voltage drops from VDD_(OFF) to a 4-V level in a time that is less than the propagation delay, then there is a chance for the HO and LO outputs to be latched in the incumbent state prior to the UVLO incident. For UVLO OFF logic block to be effective in turning off the outputs, the VDD-VSS bias voltage must be at least 4 V. Hence, it is recommended that VDD pin voltage is not allowed to dip from $VDD_(OFF)$ to 4 V in 70 μs or less.

Table 1. VDD UVLO Feature Logic Operation

Table 2. VHB UVLO Feature Logic Operation

Figure 39. Power-Up Driver

7.3.2 Input and Output Logic Table

UCC27714 features independent inputs, HI and LI, for controlling the state of the outputs, HO and LO, respectively. The device does not include internal cross-conduction prevention logic and allows both HO and LO outputs to be turned on simultaneously (refer to [Table](#page-15-1) 3). This feature allows it to be used topologies such as 2transistor forward.

EN/NC	HI	' '	HO	LO	
H					
н		п		ш н	
н	н		н		
н	н	н	н	н	
	Any	Any			
Any	×	\times			
\times					
\times		н		н	
\times	н		н		
×	Н		н	н	

Table 3. Input/Output Logic Table (1) (Assuming no UVLO fault condition exists for VDD and VHB)

(1) $x =$ floating condition

7.3.3 Input Stage

The input pins of UCC27714 are based on a TTL and CMOS compatible input-threshold logic that is independent of the VDD supply voltage. With typical high threshold (V_{INH}) of 2.3 V and typical low threshold (V_{INL}) of 1.6 V, along with very little temperature variation as summarized in [Figure](#page-10-0) 20 and Figure 21, the input pins are conveniently driven with logic level PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis (typically 0.7 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC27714 also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature.

The UCC27714 includes an important feature: wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using GND pull-down resistors on all the input pins (HI, LI), the input impedance of the input pins (HI, LI) is 400-kΩ typically, as shown in the device block diagrams.

The UCC27714 input pins are capable of sustaining voltages higher than the bias voltage applied on the VDD pin of the device, as long as the absolute magnitude is less than the recommended operating condition's maximum ratings. This features offers the convenience of driving the PWM controller at a higher VDD bias voltage than the UCC27714 helping to reduce gate charge related switching losses. This capability is envisaged in UCC27714 by way of two ESD diodes tied back-to-front as shown in [Figure](#page-16-0) 40.

Additionally, the input pins are also capable of sustaining negative voltages below VSS, as long as the magnitude of the negative voltage is less than the recommended operating condition minimum ratings. A similar diode arrangement exists between the input pins and VSS as illustrated in [Figure](#page-16-0) 40.

The input stage of each driver must be driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, when the input signals are provided by a PWM controller or logic gates with fast transition times. With a slow changing input voltage, the output of driver may switch repeatedly at a high frequency. While the wide hysteresis offered in UCC27714 definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate-driver device package and transferring it into the external resistor itself. If an RC filter is to be added on the input pins for reducing the impact of system noise and ground bounce, the time constant of the RC filter must be 20 ns or less, for example, 50 Ω with 220 pF is an acceptable choice.

Figure 40. Diode Structure of Input Stage

JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

7.3.4 Output Stage

The UCC27714 device output stage features a unique architecture on the pull up structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turn on. This is accomplished by briefly turning-on the N-Channel MOSFET during a narrow instant when the output is changing state from low to high.

The R_{OH} parameter (see Electrical [Characteristics](#page-5-0)) is a DC measurement and it is representative of the onresistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned on only for a narrow instant when output changes state from low to high.

NOTE

The effective resistance of UCC27714 pull-up stage during the turn-on instant is much lower than what is represented by R_{OH} parameter.

The pull-down structure in UCC27714 is simply composed of a N-Channel MOSFET. The R_{O} parameter (see Electrical [Characteristics\)](#page-5-0), which is also a DC measurement, is representative of the impedance of the pull-down stage in the device.

Each output stage in UCC27714 is capable of supplying 4-A peak source and 4-A peak sink current pulses. The output voltage swings between (VDD and COM) / (HB and HS) providing rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out. The low drop-out voltage is summarized in [Figure](#page-10-1) 23, [Figure](#page-10-2) 24, [Figure](#page-10-2) 25 and [Figure](#page-11-0) 26

Figure 41. Output Stage Structure

7.3.5 Level Shift

The level shift circuit (refer to the [Functional](#page-13-2) Block Diagram) is the interface from the high-side input to the highside driver stage which is referenced to the switch node (HS). It is a pulsed generated level shifter. With an input signal the pulse generator generates "on" pulses based on the rising edge of the signal and "off" pulses based on the falling edge. On pulses and off pulses turn on each branch of the level shifter so that current flows in each branch to generate different voltages, which is transferred to the set and reset signal in the high side. The signal is rebuilt by the RS latch in the high side domain. The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver. The delay matching of UCC27714 is summarized in [Figure](#page-7-2) 6 and [Figure](#page-7-2) 7.

The level shifter in UCC27714 offers best-in-class capability while operating under negative voltage conditions on HS pin. The level shifter is able to transfer signals from the HI input to HO output with only 4-V headroom between HB and COM. Refer to [Operation](#page-23-0) Under Negative HS Voltage Condition for detailed explanations.

7.3.6 Low Propagation Delays and Tightly Matched Outputs

The UCC27714 features a best in class, 90-ns (typical) propagation delay (refer to [Figure](#page-7-3) 2, [Figure](#page-7-3) 3, [Figure](#page-7-4) 4 and [Figure](#page-7-4) 5) between input and output in high voltage 600-V driver, which goes to offer the lowest level of pulse-transmission distortion available in the industry for high frequency switching applications.

[UCC27714](http://www.ti.com/product/ucc27714?qgpn=ucc27714) JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

7.3.7 Parasitic Diode Structure in UCC27714

[Figure](#page-19-0) 44 illustrates the multiple parasitic diodes involved in the ESD protection components of UCC27714 device. This provides a pictorial representation of the absolute maximum rating for the device.

Figure 44. ESD Structure

7.4 Device Functional Modes

7.4.1 Enable Function

The enable function is an extremely beneficial feature in applications where the DC-to-DC controller is located on the secondary side, which is very common with digital controllers. In these applications, it is easy to turn off the driver signal in a very short time when critical faults such as primary-side overcurrent occurs. The Enable Function response time is typically around 80 ns, refer to [Figure](#page-11-1) 31, [Figure](#page-12-0) 32 and [Figure](#page-20-1) 45.

The enable pin controls both the high-side and low-side driver-channel operation. The enable pin is based on a non-inverting configuration (active-high operation). Thus, when EN pin is driven high the driver is enabled and when EN pin is driven low the driver outputs are low. The EN pin is internally pulled up to VDD using 200-kΩ, pull-up resistor as a result of which the outputs of the device are enabled in the default state. The EN pin is left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Care must be taken not to connect the EN pin to ground, which permanently disables the device. Like the input pins, the enable pin is also based on a TTL and CMOS compatible input-threshold logic that is independent of the supply voltage and is effectively controlled using logic signal from 3.3-V and 5-V microcontrollers. The UCC27714 also features tight control of the enable-function-threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to [Figure](#page-10-0) 20 and [Figure](#page-10-0) 21).

Figure 45. EN Function Response Time

Device Functional Modes (continued)

7.4.2 Minimum Input Pulse Operation

The UCC27714 device has a minimum turn-on, turn-off pulse transfer function to the output pin from the input pin. This function ensures UCC27714 is in the correct state when the input signal is very narrow. The function is summarized in [Figure](#page-21-1) 46 and Figure 47. The 100 ns shown in Figure 46 and Figure 47 is ensured by design.

The t_{ON} and t_{OFF} parameters in the electrical table are characterized by applying a 100-ns wide input pulses and monitoring for a corresponding change of state in the outputs.

Figure 46. Minimum Turn-On Pulse

Figure 47. Minimum Turn-Off Pulse

Device Functional Modes (continued)

7.4.3 Operation with HO and LO Outputs High Simultaneously

The UCC27714 does not have cross-conduction prevention logic, which is a feature that does not allow both the high-side and low-side outputs to be in high state simultaneously. In some power supply topologies, such as twotransistor forward, it is required for both the high-side and low-side power switches to be turned on simultaneously. The UCC27714 can handle both HO and LO high condition at same time as long as there are no bias supply UVLO fault conditions present. [Figure](#page-22-0) 48 illustrates the mode of operation where both HO and LO outputs are in high state.

Figure 48. Simultaneously Supported HO and LO High State

The circuit in [Figure](#page-22-1) 49 shows a two-transistor forward converter circuit driven by the UCC27714. This circuit requires both outputs to be high or low simultaneously. The bootstrap capacitor would be charged with LO high state only (HO low). As this would decrease overall system efficiency two additional diode and two additional transistors are required to charge the bootstrap capacitor during LO and HO low period.

Figure 49. Two-Transistor Forward Converter Circuit

12

HO

UCC27714

LO | 6

5

cом I

HS | 11

Device Functional Modes (continued)

 L_{K1}

VBUS+

 L_{K2}

 L_{K3}

QB

QT

 L_{K4}

7.4.4 Operation Under 100% Duty Cycle Condition

The UCC27714 allows constant on or constant off operation (0% and/or 100% duty cycle) as long as the VDD and VHB bias supplies are maintained above the UVLO thresholds. This is a challenge when boot-strap supplies are used for VHB. However, when a dedicated bias supply is used, constant on or constant off conditions can be supported, refer to [Figure](#page-22-0) 48.

7.4.5 Operation Under Negative HS Voltage Condition

A typical half-bridge configuration with UCC27714 is shown in [Figure](#page-23-1) 50. There are parasitic inductances in the power circuit from die bonding and pinning in QT/QB and PCB tracks of power circuit, the parasitic inductances are labeled $L_{K1,2,3,4}$.

During switching of HS caused by turning off HO, the current path of power circuit is changed to current path 2 from current path 1. This is known as current commutation. The current across L_{K3} , L_{K4} and body diode of QB pulls HS lower than COM, like shown in the waveform in [Figure](#page-23-1) 50. The negative voltage of HS with respect to COM causes a logic error of HO if the driver cannot handle negative voltage of HS. However, the UCC27724 offers robust operation under these conditions of negative voltage on HS.

 $\begin{array}{ccc} \bullet & \text{5.00 V} \end{array}$

Load

Current Path 1

Current Path 2

Figure 50. HS Negative Voltage In Half-Bridge Configuration

Device Functional Modes (continued)

The level shifter circuit is respect to COM (refer to [Functional](#page-13-2) Block Diagram), the voltage from HB to COM is the supply voltage of level shifter. Under the condition of HS is negative voltage with respect to COM, the voltage of HB-COM is decreased, as shown in [Figure](#page-24-0) 51. There is a minimum operational supply voltage of level shifter, if the supply voltage of level shifter is too low, the level shifter cannot pass through HI signal to HO. The minimum supply voltage of level shifter of UCC27714 is 4 V, so the recommended HS specification is dependent on HB-HS. The specification of recommended HS is –8 V at HB – HS = 12 V.

In general, HS can operate until -8 V when $HB - HS = 12$ V as the ESD structure in [Figure](#page-19-0) 44 allows a maximum voltage difference of 20 V between both pins. If HB-HS voltage is different, the minimum HS voltage changes accordingly.

Figure 51. Level Shifter Supply Voltage with Negative HS

NOTE Logic operational for HS of -8 V to 600 V at HB $-$ HS = 12 V

Device Functional Modes (continued)

The capability of a typical UCC27714 device to operate under a negative voltage condition in HS pin is reported in [Figure](#page-25-2) 53. The test method and typical failure mode are shown in Figure 52, where the HO output can be seen to flip from low to high, even while the HI input is held low.

Figure 52. Negative Voltage Test Method and Typical Failure Mode

8 Application and Implementation

NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability.

Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

8.2 Typical Application

The circuit in [Figure](#page-27-0) 54 shows two UCC27714 in a phase shifted full bridge setup converting 370 V – 410 V DC into 12 V while driving up to 50-A output current. The [UCC27524A](http://www.ti.com/lit/pdf/SLUSBP4) drives the secondary side. All gate drivers are controlled by the [UCC28950](http://www.ti.com/lit/pdf/SLUSA16). The leading leg is shown in detail.

For more information, please refer to [UCC27714EVM-551](http://www.ti.com/lit/pdf/SLUUB02).

Typical Application (continued)

Figure 54. Typical Application Schematic

Typical Application (continued)

8.2.1 Design Requirements

[Table](#page-28-0) 4 shows the design requirements for a 600-W power supply used as an example to illustrate the design process.

Table 4. UCC27714 Design Requirements

8.2.2 Detailed Design Procedure

This procedure outlines the steps to design a 600-V high-side, low-side gate driver with 4-A source and 4-A sink current capability, targeted to drive power MOSFETs or IGBTs using the UCC27714. Refer to [Figure](#page-27-0) 54 for component names and network locations. For additional design help see the UCC27714EVM-551 User Guide, [SLUUB02](http://www.ti.com/lit/pdf/SLUUB02).

8.2.2.1 Selecting HI and LI Low Pass Filter Components (RHI, RLI, CHI, CLI)

A RC filter should be added between PWM controller and input pin of UCC27714 to filter the high frequency noise, like R_H/C_H and R_H/C_L which shown in [Figure](#page-27-0) 54. The recommended values of the RC filter is refer to [Equation](#page-28-1) 1 and [Equation](#page-28-2) 2:

$$
R_{\text{H1}} = R_{\text{L1}} = 51 \,\Omega \tag{1}
$$
\n
$$
C_{\text{H1}} = C_{\text{L1}} = 220 \,\text{pF} \tag{2}
$$

8.2.2.2 Selecting Bootstrap Capacitor (C_{BOOT})

The bootstrap capacitor should be sized to have more than enough energy to drive the gate of FET Q1 high, without depleting the boot capacitor more than 10%. A good rule of thumb is size C_{BOOT} to be at least 10 times; as large as the equivalent FET gate capacitance (C_g).

 $R_{HI} = R_{LI} = 51 \Omega$
 $C_{HI} = C_{LI} = 220 \text{ pF}$
 2.2 Selecting Bootstrap Capacitor (C_{BOOT})

pootstrap capacitor should be sized to have

ut depleting the boot capacitor more than 10^o

rge as the equivalent FET gate capaci C_g will have to be calculated based voltage driving the high side FET's gate (V_{Q1g}) and knowing the FET's gate charge (Q_g). V_{Q1g} is approximately the bias voltage supplied to VDD less the forward voltage drop of the boost diode (V_{DBOOT}). In this design example, the estimated V_{Q1g} was approximately 11.4V

$$
V_{\text{O1a}} \approx V_{\text{VDD}} - V_{\text{DBOOT}} = 12 \text{ V} - 0.6 \text{ V} = 11.4 \text{ V}
$$

(3)

The FET used in this example had a specified Q_q of 87 nC. Based on Q_q and V_{Q1q} the calculated C_q was 7.63 nF.

$$
C_g = \frac{Q_g}{V_{Q1g}} = \frac{87 \text{ nC}}{11.4 \text{ V}} \approx 7.63 \text{ nF}
$$
 (4)

Once $\texttt{C}_\texttt{g}$ is estimated $\texttt{C}_\texttt{BOOT}$ should be sized to be at least 10 times larger than $\texttt{C}_\texttt{g}.$

$$
C_{\text{BOOT}} \ge 10 \times C_g \ge 76 \text{nF}
$$
 (5)

For this design example a 100-nF capacitor was chosen for the bootstrap capacitor.

 $C_{\rm R\cap\cap\mathsf{T}} = 100$ nF

(6)

STRUMENTS

XAS

(7)

8.2.2.3 Selecting VDD Bypass/Holdup Capacitor (CVDD) and Rbias

The VDD capacitor (C_{VDD}) should be chosen to be at least 10 times larger than C_{BOOT} . For this design example a 1-µF capacitor was selected.

A 5- Ω resistor R_{BIAS} in series with bias supply and VDD pin is recommended to make the VDD ramp up time larger than 50 µs to prevent error logic error spikes on the outputs as shown in [Figure](#page-29-0) 55

Figure 55. VDD/HB-HS Fast Ramp Up

8.2.2.4 Selecting Bootstrap Resistor (R_{BOOT})

Resistor R_{BOOT} is selected to limit the current in D_{BOOT} and limit the ramp up slew rate of voltage of HB-HS to avoid the phenomenon shown in [Figure](#page-29-0) 55. It is recommended when using the UCC27714 that R_{BOOT} is between 2 Ω and 10 Ω. For this design we selected a current limiting resistor of 2.2 $Ω$. The bootstrap diode current ($I_{DDOOT(pk)}$) was limited to roughly 5.2 A.

$$
R_{\text{BOOT}} = 2.2 \ \Omega
$$

(8)

$$
I_{DBOOT(pk)} = \frac{VDD - V_{DBOOT}}{R_{BOOT}} = \frac{12 \text{ V} - 0.6 \text{ V}}{2.2 \text{ }\Omega} \approx 5.2 \text{ A}
$$
\n(9)

The power dissipation capability of the bootstrap resistor is important. The bootstrap resistor must be able to withstand the short period of high power dissipation during the initial charging sequence of the boot-strap capacitor. This energy is equivalent to 1/2 \times CBOOT \times V². This energy is dissipated during the charging time of the bootstrap capacitor (~3 x R_{BOOT} x C_{BOOT}). Special attention must be paid to use a bigger size R_{BOOT} when a bigger value of C_{BOOT} is chosen.

A.2.2.5 Selecting Gate Resistor R_{HO}/R_{LO}

Resistor R_{HO} and R_{LO} are sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver. For this design 3.01-Ω resistors were selected for this design.

$$
R_{HO} = R_{LO} = 3.01 \,\Omega \tag{10}
$$

Maximum HO Drive Current (I_{HO_DR}):

$$
R_{HO} = R_{LO} = 3.01 \,\Omega
$$
\nnum HO Drive Current (I_{HO-DR}):

\n
$$
I_{HO(dr)} = \frac{V_{VDD} - V_{DBOOT}}{R_{HO} + R_{HOH}} = \frac{12 \, V = 0.6 \, V}{3.01 \,\Omega + 3.75 \,\Omega} \approx 1.7 \, A
$$
\n(11)

Maximum HO Sink Current (I_{HO_SK}) :

$$
I_{HO(sk)} = \frac{V_{VDD} - V_{DBOOT}}{R_{HO} + R_{HOL}} = \frac{12 V = 0.6 V}{3.01 \Omega + 1.45 \Omega} \approx 2.6 A
$$
\n(12)

Maximum LO Drive Current (I_{LO-DR}):

$$
I_{LO(dr)} = \frac{V_{VDD}}{R_{LO} + R_{LOH}} = \frac{12 V}{3.01 \Omega + 3.75 \Omega} \approx 1.8 A
$$
\n(13)

Maximum LO Sink Current ($I_{LO,SK}$):

$$
I_{\text{LO}(sk)} = \frac{V_{\text{VDD}}}{R_{\text{LO}} + R_{\text{LOL}}} = \frac{12 \text{ V}}{3.01 \Omega + 1.45 \Omega} \approx 2.7 \text{ A}
$$
\n(14)

In applications with high dV/dt switching and/or significant ringing on the HS node, the HO output may exhibit a short duration pulse although the HI input is high for a longer time. MOSFET's with slow body diode recovery time can result in high dV/dt transitions and excessive ringing in hard switching conditions. If the user observes this condition the problem can be corrected by increasing R_{HO} and R_{LO} to limit HS dV/dt and ringing to <50 V/ns dV_{HS}/dt specification of the UCC27714. Refer to [Figure](#page-30-1) 56 below.

Figure 56. Increase RHO and RLO, Reduce HS dV/dt

8.2.2.6 Selecting Bootstrap Diode

A fast recovery diode should be chosen to avoid charge is taken away from the bootstrap capacitor. Thus, a fast reverse recovery time t_{RR}, low forward voltage V_F and low junction capacitance is recommended.

Suggested parts include MURA160T3G and BYG20J.

JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

8.2.2.7 Estimate the UCC27714 Power Losses (PUCC27714)

The power losses of UCC27714 ($P_{UCC27714}$) are estimated by calculating losses from several components:

The static power losses due to quiescent current (
$$
I_{QDD}
$$
, I_{QBS}) are calculated in **Equation 15**:

$$
P_{QC} = V_{VDD} \times (I_{QDD} + I_{QBS})
$$
\n
$$
c \text{ losses due to leakage current } (I_{BL}) \text{ are calculated from the HB high-voltage node as shown in Equation 16:}
$$
\n
$$
P_{I_{RI}} = V_{HB} \times I_{BL} \times D
$$
\n
$$
(16)
$$

Static losses due to leakage current (I_{BL}) are calculated from the HB high-voltage node as shown in [Equation](#page-31-2) 16:

$$
P_{I_{BL}} = V_{HB} \times I_{BL} \times D \tag{16}
$$

Dynamic losses incurred due to the gate charge while driving the FETs Q1 and Q2 are calculated [Equation](#page-31-3) 17. Please note that this component typically dominates over the dynamic losses related to the internal VDD & VHB switching logic circuitry in UCC27714.

$$
P_{Q_{c1}, Q_{c2}} = 2 \times V_{VDD} \times Q_G \times f_{SW}
$$

 $r_{Q_{GI},Q_{G2}} = 2 \times v_{VDD} \times u_G \times 1$ (17)

tion 18 calculates dynamic losses during the operation of the level shifter at HO turn-off edge. Q_P, typically

C, is the charge absorbed by the level shifter during operation at ea [Equation](#page-31-4) 18 calculates dynamic losses during the operation of the level shifter at HO turn-off edge. Q_p , typically 0.5 nC, is the charge absorbed by the level shifter during operation at each edge. Please note that if high-voltage switching occurs during HO turn-on as well (as in the case of ZVS topologies), then the power loss due to this component must be effectively doubled.

$$
{\text{evelShift}} = V{\text{HB}} \times Q_{\text{P}} \times f_{\text{SW}} \tag{18}
$$

The total power losses are calculated in [Equation](#page-31-5) 19:

$$
P_{UCC27714} \approx V_{VDD} \times (I_{QDD} + I_{QBS}) + V_{HB} \times I_{BL} \times D + 2 \times V_{VDD} \times Q_Q \times f_{SW} + V_{HB} \times Q_P \times f_{SW}
$$
(19)

For the conditions, VDD=VBS=15V, VHB = VHS + VBS = 400V, HO On-state Duty cycle D = 50%, $Q_G = 87nC$, f_{SW} = 100kHz, the total power loss in UCC27714 driver for a ZVS power supply topology can be estimated as follows, assuming no external gate drive resistors are used in the design:

$$
P_{\text{UCC27714}} \approx 15 \text{ V} \times (750 \text{ }\mu\text{A} + 120 \text{ }\mu\text{A}) + 400 \text{ V} \times 20 \text{ }\mu\text{A} \times 0.5 + 2 \times 15 \text{ V} \times 87 \text{ nC} \times 100 \text{ kHz} + 2 \times 400 \text{ V} \times 0.5 \text{ nC} \times 100 \text{ kHz} = 0.318 \text{ W}
$$
\n
$$
(20)
$$

When external resistors are used in the gate drive circuit, a portion of this power loss is incurred on these external resistors and the power loss in UCC27714 will be lower, allowing the device to run at lower temperatures.

8.2.2.8 Application Example Schematic Note

In the application example schematic there are 10-kΩ resistors across the gate and source terminals of FET Q1 and Q2. These resistors are placed across these nodes to ensure FETs Q1 and Q2 are not turned on if the UCC27714 is not in place or properly soldered to the circuit board or if UCC27714 is in an unbiased state.

8.2.2.9 LO and HO Overshoot and Undershoot

The LO and HO driver outputs may exhibit output overshoot beyond the VDD or HB level or output undershoot below COM or HS. This overshoot and/or undershoot is typically due to the high di/dt during switch transition and parasitic inductance, including PC board trace inductance and device package inductance in the driver gate drive current loop. If the driver output overshoot or undershoot exceeds the datasheet limits of –0.3 V DC, –2 V for 100 ns, or VDD (VHB) +0.3 V, the driver output can be in the incorrect state. If the user observes the incorrect output behavior, the issue can be resolved by slowing down the di/dt and dv/dt by increasing the gate drive resistance, see [Figure](#page-30-1) 56, or adding Schottky diodes to the HO and LO outputs to clamp the driver LO output to VDD and COM, and the HO output to HB and HS. Refer to [Figure](#page-32-0) 57 below for diode placement. The diodes must be placed close to the IC pins and connected with short traces.

NSTRUMENTS

(17)

Figure 57. Driver Overshoot and Undershoot Clamp Diodes

[UCC27714](http://www.ti.com/product/ucc27714?qgpn=ucc27714)

JAJSC44B –AUGUST 2015–REVISED MARCH 2017 **www.ti.com**

8.2.3 Application Curves

[Figure](#page-33-0) 58 and [Figure](#page-33-0) 59 show the measured LI to LO turn-on and turn-off delay of one UCC27714 device. Channel 1 depicts VDD, Channel 2 LO and Channel 3 LI.

[Figure](#page-33-1) 60 and Figure 61 show the measured HI to HO turn-on and turn-off delay of one UCC27714 device. Channel 1 depicts HI, Channel 2 LO, Channel 3 HO and Channel 4 VDD.

NOTE

HO was measured with a 1:20 differential probe.

9 Power Supply Recommendations

The VDD power terminal for the device requires the placement of electrolytic capacitor as energy storage capacitor, because of UCC27714 is 4-A, peak-current driver. And requires the placement of low-esr noisedecoupling capacitance as directly as possible from the VDD terminal to the VSS terminal, ceramic capacitors with stable dielectric characteristics over temperature are recommended, such as X7R or better.

The recommended e-capacitor is a 22-µF, 50-V capacitor. The recommended decoupling capacitors are a 1 µF 0805-sized 50-V X7R capacitor, ideally with (but not essential) a second smaller parallel 100-nF 0603 sized 50-V X7R capacitor.

Similarly, a low-esr X7R capacitance is recommended for the HB-HS power terminals which must be placed as close as possible to device pins.

As described earlier in VDD and Under Voltage [Lockout](#page-14-3), the attention must be exercised to ensure that the VDD-VSS bias voltage does not dip from $VDD_(OFF)$ to 4-V level in 70 µs or less

10 Layout

10.1 Layout Guidelines

- Locate UCC27714 as close as possible to the MOSFETs in order to minimize the length of high-current traces between the HO/LO and the Gate of MOSFETs.
- A 5- $Ω$ resistor series with bias supply and VDD pin is recommended.
- Locate the VDD capacitor (C_VDD) and VHB capacitor (CBS) as close as possible to the pins of UCC27714.
- A 2-Ω to 5-Ω resistor series with bootstrap diode is recommended to limit bootstrap current.
- A RC filter with 5.1 Ω to 51 Ω and 220 pF for HI/LI is recommended.
- Separate power traces and signal traces, such as output and input signals.

10.2 Layout Example

Figure 62. UCC27714 Layout Example

Texas **INSTRUMENTS**

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

ユーザー・ガイド: "Using the UCC27714EVM-551"([SLUUB02](http://www.ti.com/lit/pdf/SLUUB02))

11.2 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 静電気放電に関する注意事項

これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.4 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

11.5 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.6 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™[オンライン・コミュニティ](http://e2e.ti.com) *TI*の*E2E*(*Engineer-to-Engineer*)コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

[設計サポート](http://support.ti.com/) *TI*の設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

[UCC27714](http://www.tij.co.jp/product/ucc27714?qgpn=ucc27714) www.tij.co.jp JAJSC44B –AUGUST 2015–REVISED MARCH 2017

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com 3-Jun-2022

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

D0014A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI [の販売条件、](https://www.ti.com/ja-jp/legal/terms-conditions/terms-of-sale.html)または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated