

## XTR11x 4~20mA 電流ループ・トランスミッタ

### 1 特長

- 低静止電流：200 $\mu$ A
- 外部回路用の 5V レギュレータ
- センサ起動用の  $V_{REF}$  :
  - XTR115 : 2.5V
  - XTR116 : 4.096V
- 低いスパン誤差：0.05%
- 低い非直線性誤差：0.003%
- 広いループ電源電圧範囲：7.5V ~ 36V
- SO-8 パッケージ

### 2 アプリケーション

- 2 線式、4~20mA 電流ループ
- トランスミッタ
- スマート・トランスミッタ
- 産業用プロセス制御
- テスト・システム
- HART モデムと互換
- 電流アンプ
- 電圧電流アンプ

### 3 概要

XTR115 および XTR116 (XTR11x) は、業界標準の電流ループを介してアナログ 4mA ~ 20mA 信号を送信するように設計された高精度電流出力コンバータです。これらのデバイスは、正確な電流スケーリングと出力電流制限機能を提供します。

オンチップ電圧レギュレータ (5V) を使用して、外部回路に電力を供給できます。高精度のオンチップ  $V_{REF}$  (XTR115 では 2.5V、XTR116 では 4.096V) を使用して、オフセットやトランスデューサの起動を行うことができます。電流帰還ピン ( $I_{RET}$ ) は、外部回路で使用される電流を検出し、出力電流を正確に制御します。


XTR11x は、4mA ~ 20mA の電流伝送を使用するスマート・センサの基本的なビルディング・ブロックです。

XTR11x は、拡張産業用温度範囲の  $-40^{\circ}\text{C}$  ~  $+85^{\circ}\text{C}$  で動作が規定されています。

#### 製品情報

部品番号	オンチップ $V_{REF}$	パッケージ <sup>(1)</sup>
XTR115	2.5V	D (SOIC, 8)
XTR116	4.096V	

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。



代表的なアプリケーション



## Table of Contents

<b>1 特長</b> .....	1	7.3 Feature Description.....	8
<b>2 アプリケーション</b> .....	1	<b>8 Application and Implementation</b> .....	9
<b>3 概要</b> .....	1	8.1 Application Information.....	9
<b>4 Revision History</b> .....	2	<b>9 Device and Documentation Support</b> .....	13
<b>5 Pin Configuration and Functions</b> .....	3	9.1 Device Support.....	13
<b>6 Specifications</b> .....	4	9.2 Documentation Support.....	13
6.1 Absolute Maximum Ratings.....	4	9.3 ドキュメントの更新通知を受け取る方法.....	13
6.2 Recommended Operating Conditions.....	4	9.4 サポート・リソース.....	13
6.3 Thermal Information.....	4	9.5 Trademarks.....	13
6.4 Electrical Characteristics.....	5	9.6 静電気放電に関する注意事項.....	13
6.5 Typical Characteristics.....	6	9.7 用語集.....	13
<b>7 Detailed Description</b> .....	7	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	13
7.1 Overview.....	7		
7.2 Functional Block Diagram.....	7		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (November 2003) to Revision B (March 2022)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
「ピンの機能」、「ESD 定格」、「熱に関する情報」、「推奨動作条件」、「電気的特性」の各表、および「詳細説明」、「概要」、「機能ブロック図」、「機能説明」、「アプリケーションと実装」、「デバイスおよびドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1
Added <i>Pin Functions</i> table.....	3
Changed operating temperature minimum value from $-55^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ in <i>Absolute Maximum Ratings</i> .....	4
Deleted thermal resistance, $\theta_{\text{JA}}$ specification of $150^{\circ}\text{C/W}$ from <i>Electrical Characteristics</i> ; added a <i>Thermal Information</i> table, with $R_{\theta\text{JA}} = 128.2^{\circ}\text{C/W}$ and other detailed thermal parameters.....	4
Changed span error test condition from: $I_{\text{IN}} = 250\ \mu\text{A}$ to $25\ \text{mA}$ to: $I_{\text{OUT}} = 250\ \mu\text{A}$ to $25\ \text{mA}$ in <i>Electrical Characteristics</i> .....	5
Changed $V_{\text{REF}}$ voltage accuracy vs load typical value from $\pm 100\ \text{ppm/mA}$ to $\pm 200\ \text{ppm/mA}$ in <i>Electrical Characteristics</i> .....	5
Changed bias current vs temperature typical value from $150\ \text{pA}/^{\circ}\text{C}$ to $300\ \text{pA}/^{\circ}\text{C}$ in <i>Electrical Characteristics</i> .....	5
Changed <i>Basic Circuit Connections</i> application diagram.....	9
Changed <i>External Transistor</i> applications information section to incorporate additional guidance regarding transistor power dissipation and thermal concerns.....	10
Added <i>Circuit Stability</i> application information section.....	12

## 5 Pin Configuration and Functions




图 5-1. D Package, SOIC-8 (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	$V_{REF}$	Output	Reference voltage output (2.5 V for XTR115, 4.096 V for XTR116)
2	$I_{IN}$	Input	Current input pin
3	$I_{RET}$	Input	Local ground return pin for $V_{REG}$ and $V_{REF}$
4	$I_O$	Output	Regulated 4-mA to 20-mA current-loop output
5	E (Emitter)	Input	Emitter connection for external transistor
6	B (Base)	Output	Base connection for external transistor
7	$V_+$	Power	Loop power supply
8	$V_{REG}$	Output	5-V regulator voltage output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V+	Power supply (referenced to I <sub>O</sub> pin)		40	V
	Input voltage (referenced to I <sub>REF</sub> pin)	0	V+	V
	Output current limit	Continuous		
	V <sub>REG</sub> , short-circuit	Continuous		
	V <sub>REF</sub> , short-circuit	Continuous		
T <sub>A</sub>	Operating temperature	–40	125	°C
T <sub>J</sub>	Junction temperature		165	°C
T <sub>stg</sub>	Storage temperature	–55	125	°C
	Lead temperature (soldering, 10 s)		300	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

### 6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V+	Power supply voltage	7.5	24	36	V
T <sub>A</sub>	Specified temperature	–40		85	°C

### 6.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		XTR11x	UNIT
		D (SOIC)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	128.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	68.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	75.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	15.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	74.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

## 6.4 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_+ = 24\text{ V}$ ,  $R_{IN} = 20\text{ k}\Omega$ , and TIP29C external transistor (unless otherwise noted)

PARAMETER	TEST CONDITIONS	XTR115U, XTR116U			XTR115UA, XTR116UA			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT</b>								
$I_O$	Output current equation	$I_O = I_{IN} \times 100$			$I_O = I_{IN} \times 100$			
	Output current, linear range	0.25		25	0.25		25	mA
$I_{LIM}$	Overscale limit		32			32		mA
$I_{MIN}$	Underscale limit	$I_{REG} = 0$ , $I_{REF} = 0$	0.2	0.25		0.2	0.25	mA
<b>SPAN</b>								
S	Span (current gain)		100			100		A/A
	Error <sup>(1)</sup>	$I_{OUT} = 250\text{ mA to }25\text{ mA}$	$\pm 0.05$	$\pm 0.2$		$\pm 0.05$	$\pm 0.4$	%
	vs Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$	$\pm 3$	$\pm 20$		$\pm 3$	$\pm 20$	ppm/ $^\circ\text{C}$
	Nonlinearity	$I_{IN} = 250\text{ mA to }25\text{ mA}$	$\pm 0.003$	$\pm 0.01$		$\pm 0.003$	$\pm 0.02$	%
<b>INPUT</b>								
$V_{OS}$	Offset voltage (op amp)	$I_{IN} = 40\text{ mA}$	$\pm 100$	$\pm 250$		$\pm 100$	$\pm 500$	$\mu\text{V}$
	vs Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$	$\pm 0.7$	$\pm 3$		$\pm 0.7$	$\pm 6$	$\mu\text{V}/^\circ\text{C}$
	vs Supply voltage, $V_+$	$V_+ = 7.5\text{ V to }36\text{ V}$	$\pm 0.1$	$\pm 2$		$\pm 0.1$	$\pm 2$	$\mu\text{V}/\text{V}$
$I_B$	Bias current		-35			-35		nA
	vs Temperature		300			300		$\text{pA}/^\circ\text{C}$
$e_n$	Noise: 0.1 Hz to 10 Hz		0.6			0.6		$\mu\text{Vp-p}$
<b>DYNAMIC RESPONSE</b>								
	Small signal bandwidth	$C_{LOOP} = 0$ , $R_L = 0$		380		380		kHz
	Slew rate			3.2		3.2		$\text{mA}/\mu\text{s}$
<b><math>V_{REF}</math><sup>(2)</sup></b>								
	XTR115		2.5			2.5		V
	XTR116		4.096			4.096		V
	Voltage accuracy	$I_{REF} = 0$	$\pm 0.05$	$\pm 0.25$		$\pm 0.05$	$\pm 0.5$	%
	vs Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$	$\pm 20$	$\pm 35$		$\pm 20$	$\pm 75$	ppm/ $^\circ\text{C}$
	vs Supply voltage, $V_+$	$V_+ = 7.5\text{ V to }36\text{ V}$	$\pm 1$	$\pm 10$		$\pm 1$	$\pm 10$	ppm/V
	vs Load	$I_{REF} = 0\text{ mA to }2.5\text{ mA}$	$\pm 200$			$\pm 200$		ppm/mA
	Noise	0.1 Hz to 10 Hz	10			10		$\mu\text{Vp-p}$
	Short-circuit current		16			16		mA
<b><math>V_{REG}</math><sup>(2)</sup></b>								
	Voltage		5			5		V
	Voltage accuracy	$I_{REG} = 0$	$\pm 0.05$	$\pm 0.1$		$\pm 0.05$	$\pm 0.1$	V
	vs Temperature	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$	$\pm 0.1$			$\pm 0.1$		$\text{mV}/^\circ\text{C}$
	vs Supply voltage, $V_+$	$V_+ = 7.5\text{ V to }36\text{ V}$	1			1		$\text{mV}/\text{V}$
	vs Output current		See Typical Characteristics			See Typical Characteristics		
	Short-circuit current		12			12		mA
<b>POWER SUPPLY, <math>V_+</math></b>								
	Quiescent current		200	250		200	250	$\mu\text{A}$
		$T_A = -40^\circ\text{C to }+85^\circ\text{C}$	240	300		240	300	$\mu\text{A}$

(1) Does not include initial error or TCR of  $R_{IN}$ .

(2) Voltage measured with respect to  $I_{RET}$  pin.

### 6.5 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $V_+ = 24\text{ V}$ ,  $R_{IN} = 20\text{ k}\Omega$ , and TIP29C external transistor (unless otherwise noted)




Figure 6-1. Current Gain vs Frequency




Figure 6-2. Quiescent Current vs Temperature




Figure 6-3. Reference Voltage vs Temperature




Figure 6-4. Overscale Current vs Temperature




Figure 6-5.  $V_{REG}$  Voltage vs  $V_{REG}$  Current

## 7 Detailed Description

### 7.1 Overview

The XTR115 and XTR116 are precision current output converters designed to transmit analog 4-mA-to-20-mA signals over an industry standard current loop. The regulator and reference voltages power a sensor, such as a bridge as shown in [Figure 7-1](#). The sensor output, as a current signal  $I_{IN}$ , is gained up and transmitted over the loop to be read by a receiver.





Figure 7-1. Typical Schematic


### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Reverse-Voltage Protection

The XTR11x low compliance voltage rating (7.5 V) permits the use of various voltage protection methods without compromising the operating range. [Figure 7-2](#) shows a diode bridge circuit that allows normal operation even when the voltage connection lines are reversed. The bridge causes a two-diode drop (approximately 1.4 V) loss in loop supply voltage. This loss results in a compliance voltage of approximately 9 V—satisfactory for most applications. A diode can be inserted in series with the loop supply voltage and the V+ pin to protect against reverse output connection lines with only a 0.7-V loss in loop supply voltage.



(1) Zener Diode 36 V: 1N4753A or Motorola P6KE39A. Use lower-voltage Zener diodes with loop power-supply voltages less than 30 V for increased protection; see [セクション 7.3.2](#).

### Figure 7-2. Reverse Voltage Operation and Overvoltage Surge Protection

### 7.3.2 Overvoltage Surge Protection

Remote connections to current transmitters can sometimes be subjected to voltage surges. Best practice is to limit the maximum surge voltage applied to the XTR11x to as low as practical. Various Zener and surge clamping diodes are specially designed for this purpose. Select a clamp diode with as low a voltage rating as possible for best protection. For example, a 36-V protection diode provides proper transmitter operation at normal loop voltages, and also provides an appropriate level of protection against voltage surges. Characterization tests on several production lots showed no damage with loop supply voltages up to 65 V.

Most surge protection Zener diodes have a diode characteristic in the forward direction that conducts excessive current, possibly damaging receiving-side circuitry if the loop connections are reversed. If a surge protection diode is used, also use a series diode or diode bridge for protection against reversed connections.



## 8 Application and Implementation


### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The XTR115 and XTR116 are identical devices except for the reference voltage output, pin 1. This voltage is available for external circuitry and is not used internally. Further discussions that apply to both devices refer to the XTR11x.

Figure 8-1 shows basic circuit connections with representative simplified input circuitry. The XTR11x is a two-wire current transmitter. The device input signal (pin 2) controls the output current. A portion of this current flows into the V+ power supply, pin 7. The remaining current flows in Q<sub>1</sub>. External input circuitry connected to the XTR11x can be powered from VREG or VREF. Current drawn from these terminals must be returned to IRET, pin 3. This IRET pin is a *local ground* for input circuitry driving the XTR11x.



(1) Also see Figure 8-4.

(2) See Section 8.1.1.

### Figure 8-1. Basic Circuit Connections

The XTR11x is a current-input device with a gain of 100. A current flowing into pin 2 produces  $I_O = 100 \cdot I_{IN}$ . The input voltage at the  $I_{IN}$  pin is zero (referred to the  $I_{RET}$  pin). A voltage input is created with an external input resistor, as shown. Common full-scale input voltages range from 1 V and upward. Full-scale inputs greater than 0.5 V are recommended to minimize the effect of offset voltage and drift of A1.

### 8.1.1 External Transistor

The external transistor,  $Q_1$ , conducts the majority of the full-scale output current. Power dissipation in this transistor can approach 0.8 W with high loop voltage (40 V) and 20 mA of output current. The XTR11x is designed to use an external transistor to avoid on-chip, thermal-induced errors. Heat produced by  $Q_1$  still causes ambient temperature changes that can affect the XTR11x. To minimize these effects, locate  $Q_1$  away from sensitive analog circuitry, including the XTR11x. Mount  $Q_1$  so that heat is conducted to the outside of the transducer housing and away from the XTR11x.


The XTR11x is designed to use virtually any NPN transistor with sufficient voltage, current, and power rating. Case style and thermal mounting considerations often influence the choice for any given application. Several possible choices are listed in [Figure 8-1](#). A MOSFET transistor does not improve the accuracy of the XTR11x and is not recommended. Although the XTR11x can be used without an additional external transistor, this configuration is not always practical at higher loop voltages and currents because of self-heating concerns.

### 8.1.2 Minimum Scale Current

The quiescent current of the XTR11x (typically 200  $\mu\text{A}$ ) is the lower limit of the device output current. Zero input current ( $I_{\text{IN}} = 0 \text{ A}$ ) produces an  $I_{\text{O}}$  equal to the quiescent current. Output current does not begin to increase until  $I_{\text{IN}} > I_{\text{Q}} / 100$ . Current drawn from  $V_{\text{REF}}$  or  $V_{\text{REG}}$  adds to this minimum output current. This means that more than 3.7 mA is available to power external circuitry while still allowing the output current to go below 4 mA.

### 8.1.3 Offsetting the Input

A low scale of 4 mA is produced by creating a 40- $\mu\text{A}$  input current. This low-scale offset can be created with the proper value resistor from  $V_{\text{REF}}$  (as shown in [Figure 8-2](#), or by generating offset in the input drive circuitry.



**Figure 8-2. Creating Low-Scale Offset**


### 8.1.4 Maximum Output Current

The XTR11x provide accurate, linear output up to 25 mA. Internal circuitry limits the output current to approximately 32 mA to protect the transmitter and loop power or measurement circuitry.

Extending the output current range of the XTR11x is possible by connecting an external resistor from pin 3 to pin 5 to change the current limit value.

**注意**

All output current must flow through internal resistors; therefore, damage is possible with excessive current. Output currents greater than 45 mA can cause permanent damage.



☒ 8-3. Digital Control Methods

### 8.1.5 Radio Frequency Interference

The long wire lengths of current loops invite radio frequency interference (RF). RF can be rectified by the input circuitry of the XTR11x or preceding circuitry. This RF generally appears as an unstable output current that varies with the position of loop supply or input wiring. Interference can also enter at the input pins. For integrated transmitter assemblies with short connection to the sensor, the interference more likely comes from the current-loop connections.


### 8.1.6 Circuit Stability

The 4-20 mA control-loop stability must be evaluated for any XTR11x design. A 10-nF decoupling capacitor between V+ and I<sub>O</sub> is recommended for most applications. As this capacitance appears in parallel with the load resistance R<sub>LOAD</sub> from a stability perspective, the capacitor and resistor form a filter corner that can limit the bandwidth of the system. Therefore, for HART applications, use a bypass capacitance of 2 nF to 3 nF instead.

For applications with EMI and EMC concerns, use a bypass capacitor with sufficiently low ESR to decouple any ripple voltage from the V<sub>LOOP</sub> supply. Otherwise, the ripple voltage couples onto the 4-mA to 20-mA current source, and appears as noise across R<sub>LOAD</sub> after the current-to-voltage conversion.

Additionally, stability concerns apply to the V<sub>REF</sub> reference buffer when driving capacitive loads. [Figure 8-4](#) shows that two filtering capacitors are required, one C<sub>HF</sub> of 10 pF to 0.5 μF and another C<sub>LF</sub> of 2.2 μF to 22 μF. Either a series isolation resistance R<sub>ISO</sub> or a snubber R<sub>COMP</sub> is used, depending on application requirements.

*If capacitive loading must be placed on the VREF pin, use one of the following compensation schemes to maintain stable operation. Values of capacitance must remain within the given ranges.*



**Figure 8-4. Stable Operation With Capacitive Load on V<sub>REF</sub>**

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Device Support

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Special Function Amplifiers: TI Precision Labs introduction video on Current Loop Transmitters](#)
- Texas Instruments, [TIPD190 2-wire, 4-20mA Transmitter, EMC/EMI Tested Reference Design with the XTR116](#)

### 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XTR115U	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	XTR 115U	
XTR115U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U	Samples
XTR115UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U A	Samples
XTR116U	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	XTR 116U	
XTR116U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI   NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U	Samples
XTR116UA	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	XTR 116U A	
XTR116UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTR115U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR115U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR115UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR115UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XTR115U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR115U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR115UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR115UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR116U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR116U/2K5	SOIC	D	8	2500	353.0	353.0	32.0
XTR116UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR116UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
XTR116U	D	SOIC	8	75	506.6	8	3940	4.32
XTR116UA	D	SOIC	8	75	506.6	8	3940	4.32



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated