

# TPA6132A2 25mW DirectPath™ステレオ・ヘッドホン・アンプ、ポップ音抑制機能搭載

## 1 特長

- 特許取得の DirectPath™テクノロジーにより、DC ブロッキング・コンデンサが不要
  - 出力は0Vにバイアス
  - 非常に優れた低周波数の忠実性
- クリック/ポップ音のアクティブな抑制
- 標準消費電流: 2.1mA
- 完全差動またはシングル・エンド入力
  - 内蔵の抵抗により部品数を削減
  - システムのノイズ特性を改善
- 2.3V~5.5Vの電源に対して一定の最大出力電力
  - 音響的なショックを防止する設計を容易に実現
- RFノイズ耐性の向上
- Microsoft™ Windows Vista™準拠
- 高い電源ノイズ除去
  - 217Hzで100dB PSRR
  - 10kHzで90dB PSRR
- 広い電源電圧範囲: 2.3V~5.5V
- ゲイン設定: -6dB、0dB、3dB、6dB
- 短絡および熱過負荷保護
- ±8kV HBM ESD保護の出力
- 小さなパッケージで供給
  - 16ピン、3mm×3mmの薄型QFN

## 2 アプリケーション

- スマートフォン / 携帯電話
- ノートPC
- CD/MP3プレーヤー
- 携帯ゲーム機

## 3 概要

TPA6132A2 (TPA6132と呼ばれることもあります)は DirectPath™ステレオ・ヘッドホン・アンプで、外部的なDC ブロック出力コンデンサを必要としません。差動ステレオ入力と、内蔵の抵抗によりデバイスのゲインを設定することで、外付け部品数をさらに減らすことができます。ゲインは -6dB、0dB、3dB、6dBから選択できます。このアンプは、単一の2.3V電源から、16Ωのスピーカーへ25mWを供給できます。TPA6132A2 (TPA6132)は、電源電圧にかかわらず一定の最大出力電力を供給するため、音響的なショックを防止する設計を容易に実現できます。

TPA6132A2には完全差動入力があり、音源とヘッドホン・アンプとの間でシステム・ノイズの入り込みが低減されます。高い電源ノイズ除去性能と差動アーキテクチャから、RFノイズへの耐性が強化されています。シングル・エンドの入力信号については、INL+とINR+をグランドへ接続します。

このデバイスにはポップ音抑制回路が内蔵されており、電源オンおよび電源オフ時に耳障りなポップ音が完全に除去されます。アンプの出力は短絡および熱過負荷に対して保護されており、±8kV HBM ESD保護も搭載されているため、最終機器のIEC 61000-4-2 ESD規格への準拠を簡単に実現できます。


TPA6132A2は単一の2.3V~5.5V電源で動作し、標準消費電流は2.1mAです。シャットダウン・モードでは消費電流が1μA未満に低減されます。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPA6132A2	WQFN (16)	3.00mm×3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 概略回路図



## 目次

1	特長	1	7.4	Device Functional Modes	13
2	アプリケーション	1	8	<b>Application and Implementation</b>	14
3	概要	1	8.1	Application Information	14
4	改訂履歴	2	8.2	Typical Applications	14
5	<b>Pin Configuration and Functions</b>	3	9	<b>Power Supply Recommendations</b>	17
6	<b>Specifications</b>	4	9.1	Power Supply and HPVDD Decoupling Capacitors	17
6.1	Absolute Maximum Ratings	4	10	<b>Layout</b>	18
6.2	ESD Ratings	4	10.1	Layout Guidelines	18
6.3	Recommended Operating Conditions	4	10.2	Layout Example	18
6.4	Thermal Information	4	10.3	GND Connections	18
6.5	Electrical Characteristics	5	11	デバイスおよびドキュメントのサポート	19
6.6	Operating Characteristics	5	11.1	ドキュメントの更新通知を受け取る方法	19
6.7	Typical Characteristics	6	11.2	コミュニティ・リソース	19
7	<b>Detailed Description</b>	10	11.3	商標	19
7.1	Overview	10	11.4	静電気放電に関する注意事項	19
7.2	Functional Block Diagram	10	11.5	Glossary	19
7.3	Feature Description	11	12	メカニカル、パッケージ、および注文情報	19


## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (December 2008) から Revision B に変更	Page
• Corrected the I/O/P column of the <i>Pin Functions</i> table	3
• Changed the Input voltage for EN, G0, G1 MAX value From: HVDD + 0.3 To: VDD + 0.3 in the <i>Absolute Maximum Ratings</i>	4
• Changed Handling Ratings to <i>ESD Ratings</i> and moved the Storage temperature range to the <i>Absolute Maximum Ratings</i>	4

2008年12月発行のものから更新	Page
• 「取り扱い定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージング」セクションを追加	1
• Added Input voltage: EN, G0, G1 to the <i>Absolute Maximum Ratings</i> table	4
• Added Input voltage: INR+, INR-, INL+, INL- to the <i>Recommended Operating Conditions</i> table	4
• Changed Output impedance in shutdown From: TYP = 50 Ω To: TYP = 20 Ω in the <i>Operating Characteristics</i> table	5

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		I/O/P	DESCRIPTION
NAME	NO.		
INL-	1	I	Inverting left input for differential signals; left input for single-ended signals
INL+	2	I	Non-inverting left input for differential signals. Connect to ground for single-ended input applications
INR+	3	I	Non-inverting right input for differential signals. Connect to ground for single-ended input applications
INR-	4	I	Inverting right input for differential signals; right input for single-ended signals
OUTR	5	O	Right headphone amplifier output. Connect to right terminal of headphone jack
G0	6	I	Gain select
GAIN0		I	
G1	7	I	Gain select
GAIN1		I	
HPVSS	8	P	Charge pump output and negative power supply for output amplifiers; connect 1 $\mu$ F capacitor to GND
CPN	9	P	Charge pump negative flying cap. Connect to negative side of 1 $\mu$ F capacitor between CPP and CPN
PGND	10	P	Ground
CPP	11	P	Charge pump positive flying cap. Connect to positive side of 1 $\mu$ F capacitor between CPP and CPN
HPVDD	12	P	Positive power supply for headphone amplifiers. Connect to a 2.2 $\mu$ F capacitor. Do not connect to VDD
EN	13	I	Amplifier enable. Connect to logic low to shutdown; connect to logic high to activate
VDD	14	P	Positive power supply for TPA6132A2
SGND	15	P	Amplifier reference voltage. Connect to ground terminal of headphone jack
OUTL	16	O	Left headphone amplifier output. Connect to left terminal of headphone jack
Thermal Pad	–		Solder the exposed metal pad on the TPA6132A2RTE QFN package to the landing pad on the PCB. Connect the landing pad to ground or leave it electrically unconnected (floating).

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	VDD	-0.3	6	V
Headphone amplifier supply voltage	HPVDD (do not connect to external supply)	-0.3	1.9	V
Input voltage, $V_I$	INR+, INR-, INL+, INL-	HPVSS -0.3	HPVDD + 0.3	V
	EN, G0, G1	-0.3	VDD + 0.3	V
Output continuous total power dissipation		See <a href="#">Thermal Information</a>		
Operating free-air temperature range, $T_A$		-40	85	$^\circ\text{C}$
Operating junction temperature range, $T_J$		-40	150	$^\circ\text{C}$
Storage temperature range, $T_{\text{stg}}$		-65	85	$^\circ\text{C}$

### 6.2 ESD Ratings

			VALUE	UNIT	
$V_{\text{(ESD)}}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	OUTL, OTR	$\pm 8000$	V
			All Other Pins	$\pm 2000$	
			Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		$\pm 1500$

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
	Supply voltage, VDD	2.3	5.5	V
$V_{\text{IH}}$	High-level input voltage; EN, G0, G1	1.3		V
$V_{\text{IL}}$	Low-level input voltage; EN, G0, G1		0.6	V
$V_I$	Input voltage; INR+, INR-, INL+, INL-	0	HPVDD + 0.3	V
	Voltage applied to Output; OTR, OUTL (when EN = 0 V)	-0.3	3.6	V
$T_A$	Operating free-air temperature	-40	85	$^\circ\text{C}$

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RTE	UNIT
		16 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	51.1	$^\circ\text{C}/\text{W}$
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	53.9	
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	24.3	
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	0.9	
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter	24.3	
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	9.0	

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output offset voltage		-0.5		0.5	mV
Power supply rejection ratio	$V_{DD} = 2.3\text{ V to }5.5\text{ V}$		100		dB
High-level output current (EN, G0, G1)				1	$\mu\text{A}$
Low-level output current (EN, G0, G1)				1	$\mu\text{A}$
Supply Current	$V_{DD} = 2.3\text{ V}$ , No load, EN = $V_{DD}$		2.1	3.1	mA
	$V_{DD} = 3.6\text{ V}$ , No load, EN = $V_{DD}$		2.1	3.1	
	$V_{DD} = 5.5\text{ V}$ , No load, EN = $V_{DD}$		2.2	3.2	$\mu\text{A}$
	EN = 0 V, $V_{DD} = 2.3\text{ V to }5.5\text{ V}$		0.7	1.2	

## 6.6 Operating Characteristics

 $V_{DD} = 3.6\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 16\ \Omega$  (unless otherwise noted)







PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_O$ Output power <sup>(1)</sup> (Outputs in phase)	THD = 1%, $f = 1\text{ kHz}$		25		mW
	THD = 1%, $f = 1\text{ kHz}$ , $R_L = 32\ \Omega$		22		
$V_O$ Output voltage <sup>(1)</sup> (Outputs in phase)	THD = 1%, $V_{DD} = 3.6\text{ V}$ , $f = 1\text{ kHz}$ , $R_L = 100\ \Omega$		1.1		$V_{RMS}$
$A_V$ Closed-loop voltage gain (OUT / IN-)	G0 = 0 V, G1 = 0 V, (-6 dB)	-0.45	-0.5	-0.55	V/V
	$G_0 \geq 1.3\text{ V}$ , G1 = 0 V, (0 dB)	-0.95	-1.0	-1.05	
	G0 = 0 V, $G_1 \geq 1.3\text{ V}$ , (3 dB)	-1.36	-1.41	-1.46	
	$G_0 \geq 1.3\text{ V}$ , $G_1 \geq 1.3\text{ V}$ , (6 dB)	-1.95	-2.0	-2.05	
$\Delta A_V$ Gain matching	Between Left and Right channels		1%		
$R_{IN}$	Input impedance (per input pin)	G0 = 0 V, G1 = 0 V, (-6 dB)		26.4	k $\Omega$
		$G_0 \geq 1.3\text{ V}$ , G1 = 0 V, (0 dB)		19.8	
		G0 = 0 V, $G_1 \geq 1.3\text{ V}$ , (3 dB)		16.5	
		$G_0 \geq 1.3\text{ V}$ , $G_1 \geq 1.3\text{ V}$ , (6 dB)		13.2	
	Input impedance in shutdown (per input pin)	EN = 0 V		10	
$V_{CM}$ Input common-mode voltage range		-0.5		1.5	V
	Output impedance in shutdown		20		$\Omega$
	Input-to-output attenuation in shutdown	EN = 0 V	80		dB
$k_{SVR}$ AC-power supply rejection ratio	200 mV <sub>pp</sub> ripple, $f = 217\text{ Hz}$		-100		dB
	200 mV <sub>pp</sub> ripple, $f = 10\text{ kHz}$		-90		
THD+N Total harmonic distortion plus noise <sup>(2)</sup>	$P_O = 20\text{ mW}$ , $f = 1\text{ kHz}$		0.02%		
	$P_O = 25\text{ mW}$ into $32\ \Omega$ , $V_{DD} = 5.5\text{ V}$ , $f = 1\text{ kHz}$		0.01%		
SNR Signal-to-noise ratio	$P_O = 20\text{ mW}$ ; $G_0 \geq 1.3\text{ V}$ , G1 = 0 V, ( $A_V = 0\text{ dB}$ )		100		dB
$E_n$ Noise output voltage	A-weighted		5.5		$\mu\text{V}_{RMS}$
$f_{osc}$ Charge pump switching frequency		1200	1275	1350	kHz
$t_{ON}$ Start-up time from shutdown			5		ms
Crosstalk	$P_O = 20\text{ mW}$ , $f = 1\text{ kHz}$		-80		dB
Thermal shutdown	Threshold		150		$^\circ\text{C}$
	Hysteresis		20		$^\circ\text{C}$

(1) Per output channel

(2) A-weighted

### 6.7 Typical Characteristics

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.6\text{ V}$ , Gain = 0 dB, EN = 3.6 V,  $C_{HPVDD} = C_{HPVSS} = 2.2\ \mu\text{F}$ ,  $C_{INPUT} = C_{FLYING} = 1\ \mu\text{F}$ , Outputs in Phase



Typical Characteristics (continued)




Figure 7. Total Harmonic Distortion + Noise vs Frequency




Figure 8. Total Harmonic Distortion + Noise vs Frequency




Figure 9. Output Power vs Supply Voltage




Figure 10. Output Power vs Supply Voltage




Figure 11. Output Power vs Load Resistance




Figure 12. Output Power vs Load Resistance

Typical Characteristics (continued)




Figure 13. Output Voltage vs Supply Voltage




Figure 14. Supply Voltage Rejection Ratio vs Frequency




Figure 15. Supply Voltage Rejection Ratio vs Frequency




Figure 16. Quiescent Supply Current vs Supply Voltage




Figure 17. Supply Current vs Total Output Power




Figure 18. Supply Current vs Total Output Power



Typical Characteristics (continued)




Figure 19. Crosstalk vs Frequency




Figure 20. Output Spectrum vs Frequency




Figure 21. Startup Waveforms vs Time




Figure 22. Shutdown Waveforms vs Time

## 7 Detailed Description

### 7.1 Overview


The TPA6132A2 is a DirectPath™ stereo headphone amplifier that requires no output DC blocking capacitors and is capable of delivering 25m-W/Ch into 16-Ω speakers. The device has built-in pop suppression circuitry to completely eliminate pop noise during turn-on and turn-off. The amplifier outputs have short-circuit and thermal-overload protection.

The TPA6132A2 features fully differential inputs to reduce system noise pickup between the audio source and the headphone amplifier. The high power supply noise rejection performance and differential architecture provides increased RF noise immunity.

Differential stereo inputs and built-in resistors set the device gain, reducing external component count. The TPA6132A2 has four gain settings which are controlled with pins G0 and G1. The combination of these pins set the device to –6-dB, 0-dB, 3-dB or 6-dB gain.

The TPA6132A2 operates from a single 2.3-V to 5.5-V supply with 2.1 mA of typical supply current, as it uses a built-in charge pump to generate a negative voltage supply for the headphone amplifiers. Shutdown mode reduces supply current to less than 1 μA.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Headphone Amplifiers

Single-supply headphone amplifiers typically require dc-blocking capacitors to remove dc bias from their output voltage. The top drawing in [Figure 23](#) illustrates this connection. If dc bias is not removed, large dc current will flow through the headphones which wastes power, clip the output signal, and potentially damage the headphones.

These dc-blocking capacitors are often large in value and size. Headphone speakers have a typical resistance between 16  $\Omega$  and 32  $\Omega$ . This combination creates a high-pass filter with a cutoff frequency as shown in [Equation 1](#), where  $R_L$  is the load impedance,  $C_O$  is the dc-block capacitor, and  $f_c$  is the cutoff frequency.

$$f_c = \frac{1}{2\pi R_L C_O} \quad (1)$$


For a given high-pass cutoff frequency and load impedance, the required dc-blocking capacitor is found as:

$$C_O = \frac{1}{2\pi f_c R_L} \quad (2)$$

Reducing  $f_c$  improves low frequency fidelity and requires a larger dc-blocking capacitor. To achieve a 20 Hz cutoff with 16  $\Omega$  headphones,  $C_O$  must be at least 500  $\mu\text{F}$ . Large capacitor values require large packages, consuming PCB area, increasing height, and increasing cost of assembly. During start-up or shutdown the dc-blocking capacitor has to be charged or discharged. This causes an audible pop on start-up and power-down. Large dc-blocking capacitors also reduce audio output signal fidelity.

Two different headphone amplifier architectures are available to eliminate the need for dc-blocking capacitors. The Capless amplifier architecture is similar provides a reference voltage to the headphone connector shield pin as shown in the middle drawing of [Figure 23](#). The audio output signals are centered around this reference voltage, which is typically half of the supply voltage to allow symmetrical output voltage swing.

When using a Capless amplifier do not connect the headphone jack shield to any ground reference or large currents will result. This makes Capless amplifiers ineffective for plugging non-headphone accessories into the headphone connector. Capless amplifiers are useful only with floating GND headphones.

**Feature Description (continued)**

**Figure 23. Amplifier Applications**

The DirectPath™ amplifier architecture operates from a single supply voltage and uses an internal charge pump to generate a negative supply rail for the headphone amplifier. The output voltages are centered around 0 V and are capable of positive and negative voltage swings as shown in the bottom drawing of Figure 23. DirectPath amplifiers require no output dc-blocking capacitors. The headphone connector shield pin connects to ground and will interface with headphones and non-headphone accessories. The TPA6132A2 is a DirectPath amplifier.

**7.3.2 Eliminating Turn-on Pop and Power Supply Sequencing**

The TPA6132A2 has excellent noise and turn-on / turn-off pop performance. It uses an integrated click-and-pop suppression circuit to allow fast start-up and shutdown without generating any voltage transients at the output pins. Typical start-up time from shutdown is 5 ms.

DirectPath technology keeps the output dc voltage at 0 V even when the amplifier is powered up. The DirectPath technology together with the active pop-and-click suppression circuit eliminates audible transients during start up and shutdown.

Use input coupling capacitors to ensure inaudible turn-on pop. Activate the TPA6132A2 after all audio sources have been activated and their output voltages have settled. On power-down, deactivate the TPA6132A2 before deactivating the audio input source. The EN pin controls device shutdown: Set to 0.6 V or lower to deactivate the TPA6132A2; set to 1.3 V or higher to activate.

## Feature Description (continued)

### 7.3.3 RF and Power Supply Noise Immunity

The TPA6132A2 employs a new differential amplifier architecture to achieve high power supply noise rejection and RF noise rejection. RF and power supply noise are common in modern electronics. Although RF frequencies are much higher than the 20 kHz audio band, signal modulation often falls in-band. This, in turn, modulates the supply voltage, allowing a coupling path into the audio amplifier. A common example is the 217 Hz GSM frame-rate buzz often heard from an active speaker when a cell phone is placed nearby during a phone call.

The TPA6132A2 has excellent rejection of power supply and RF noise, preventing audio signal degradation.

### 7.3.4 Constant Maximum Output Power and Acoustic Shock Prevention

Typically the output power increases with increasing supply voltage on an unregulated headphone amplifier. The TPA6132A2 maintains a constant output power independent of the supply voltage. Thus the design for prevention of acoustic shock (hearing damage due to exposure to a loud sound) is simplified since the output power will remain constant, independent of the supply voltage. This feature allows maximizing the audio signal at the lowest supply voltage.

## 7.4 Device Functional Modes

### 7.4.1 Gain Control

The TPA6132A2 has four gain settings which are controlled with pins G0 and G1. [Table 1](#) gives an overview of the gain function.

G0 VOLTAGE	G1 VOLTAGE	AMPLIFIER GAIN
≤ 0.5 V	≤ 0.5 V	–6 dB
≥ 1.3 V	≤ 0.5 V	0 dB
≤ 0.5 V	≥ 1.3 V	3 dB
≥ 1.3 V	≥ 1.3 V	6 dB

**Table 1. Windows Vista™ Premium Mobile Mode Specifications**

Device Type	Requirement	Windows Premium Mobile Vista Specifications	TPA6132A2 Typical Performance
Analog Speaker Line Jack ( $R_L = 10\text{ k}\Omega$ , FS = 0.707 Vrms)	THD+N	≤ –65 dB FS [20 Hz, 20 kHz]	–75 dB FS [20 Hz, 20 kHz]
	Dynamic Range with Signal Present	≤ –80 dB FS A-Weight	–100 dB FS A-Weight
	Line Output Crosstalk	≤ –60 dB [20 Hz, 20 kHz]	–90 dB [20 Hz, 20 kHz]
Analog Headphone Out Jack ( $R_L = 32\Omega$ , FS = 0.300 Vrms)	THD+N	≤ –45 dB FS [20 Hz, 20 kHz]	–65 dB FS [20 Hz, 20 kHz]
	Dynamic Range with Signal Present	≤ –80 dB FS A-Weight	–94 dB FS A-Weight
	Headphone Output Crosstalk	≤ –60 dB [20 Hz, 20 kHz]	–90 dB [20 Hz, 20 kHz]

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 8.1 Application Information

The TPA6132A2 starts its operation by asserting the EN pin to logic 1. The device enters in shutdown mode when pulling low EN pin. The charge pump generates a negative supply voltage. The charge pump flying capacitor connected between CPP and CPN transfers charge to generate the negative supply voltage. The output voltages are capable of positive and negative voltage swings and are centered close to 0 V, eliminating the need for output capacitors. Input coupling capacitors block any dc bias from the audio source and ensure maximum dynamic range. The device has built-in pop suppression circuitry to completely eliminate pop noise during turn-on, turn-off and enter or exit shutdown mode.

### 8.2 Typical Applications

#### 8.2.1 Configuration with Differential Input Signals

Figure 24 shows a typical application circuit for the TPA6132A2 with a stereo headphone jack output and differential input signals. Also supports charge pump flying capacitor and power supply decoupling capacitors.



**Figure 24. Typical Application Configuration with Differential Input Signals**

#### 8.2.1.1 Design Requirements

For this design example, use the parameters shown in Table 2.

**Table 2. Design Parameters**

PARAMETERS	VALUES
Input voltage range	2.2 V to 5.3 V
Output voltage	1.1- $V_{RMS}$
Current	2 mA to 3.2 mA

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Input Coupling Capacitors

Input coupling capacitors block any dc bias from the audio source and ensure maximum dynamic range. Input coupling capacitors also minimize TPA6132A2 turn-on pop to an inaudible level.

The input capacitors are in series with TPA6132A2 internal input resistors, creating a high-pass filter. Equation 3 calculates the high-pass filter corner frequency. The input impedance,  $R_{IN}$ , is dependent on device gain. Larger input capacitors decrease the corner frequency. See the Operating Characteristics table for input impedance values.

$$f_C = \frac{1}{2\pi R_{IN} C_{IN}} \tag{3}$$

For a given high-pass cutoff frequency, the minimum input coupling capacitor is found as:

$$C_{IN} = \frac{1}{2\pi f_C R_{IN}} \tag{4}$$



Example: Design for a 20 Hz corner frequency with a TPA6132A2 gain of +6 dB. The Operating Characteristics table gives  $R_{IN}$  as 13.2 kΩ. Equation 4 shows the input coupling capacitors must be at least 0.6 μF to achieve a 20 Hz high-pass corner frequency. Choose a 0.68 μF standard value capacitor for each TPA6132A2 input (X5R material or better is required for best performance).

Input capacitors can be removed provided the TPA6132A2 inputs are driven differentially with less than ±1 V and the common-mode voltage is within the input common-mode range of the amplifier. Without input capacitors turn-on pop performance may be degraded and should be evaluated in the system.

#### 8.2.1.2.2 Charge Pump Flying Capacitor and HPVSS Capacitor

The TPA6132A2 uses a built-in charge pump to generate a negative voltage supply for the headphone amplifiers. The charge pump flying capacitor connects between CPP and CPN. It transfers charge to generate the negative supply voltage. The HPVSS capacitor must be at least equal in value to the flying capacitor to allow maximum charge transfer. Use low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance) to maximize charge pump efficiency. Typical values are 1 μF to 2.2 μF for the HPVSS and flying capacitors. Although values down to 0.47 μF can be used, total harmonic distortion (THD) will increase.

### 8.2.1.3 Application Curves



### 8.2.2 Configuration with Single-Ended Input Signals

Figure 27 shows a typical application circuit for the TPA6132A2 with a stereo headphone jack output and single-ended input signals. Also supports charge pump flying capacitor and power supply decoupling capacitors.




Figure 27. Typical Application Configuration with Single-Ended Input Signals

#### 8.2.2.1 Design Requirements

Refer to the [Configuration with Differential Input Signals](#) design requirements

#### 8.2.2.2 Detailed Design Procedure

Refer to the [Configuration with Differential Input Signals](#) detailed design procedures.

#### 8.2.2.3 Application Curves




Figure 28. Start-Up Time




Figure 29. Shutdown



## 9 Power Supply Recommendations

Connect the supply voltage to the VDD pin and decouple it with an X5R or better capacitor. Connect the HPVDD pin only to a 2.2  $\mu\text{F}$ , X5R or better, capacitor. Do not connect HPVDD to an external voltage supply. Place both capacitors within 5 mm of their associated pins on the TPA6132A2. Ensure that the ground connection of each of the capacitors has a minimum length return path to the device. Failure to properly decouple the TPA6132A2 may degrade audio or EMC performance.

### 9.1 Power Supply and HPVDD Decoupling Capacitors

The TPA6132A2 DirectPath headphone amplifier requires adequate power supply decoupling to ensure that output noise and total harmonic distortion (THD) remain low. Use good low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance). Place a 2.2  $\mu\text{F}$  capacitor within 5 mm of the VDD pin. Reducing the distance between the decoupling capacitor and VDD minimizes parasitic inductance and resistance, improving TPA6132A2 supply rejection performance. Use 0402 or smaller size capacitors if possible.

For additional supply rejection, connect an additional 10  $\mu\text{F}$  or higher value capacitor between VDD and ground. This will help filter lower frequency power supply noise. The high power supply rejection ratio (PSRR) of the TPA6132A2 makes the 10  $\mu\text{F}$  capacitor unnecessary in most applications.

Connect a 2.2  $\mu\text{F}$  capacitor between HPVDD and ground. This ensures the amplifier internal bias supply remains stable and maximizes headphone amplifier performance.

#### **WARNING**

**DO NOT connect HPVDD directly to VDD or an external supply voltage. The voltage at HPVDD is generated internally. Connecting HPVDD to an external voltage can damage the device.**

## 10 Layout


### 10.1 Layout Guidelines

- Solder the exposed metal pad on the TPA6132A2RTE QFN package to the landing pad on the PCB.
- Connect the landing pad to ground or leave it electrically unconnected (floating). *Do not connect the landing pad to VDD or to any other power supply voltage.*
- If the pad is grounded, it must be connected to the same ground as the PGND pin (10).
- See the layout and mechanical drawings at the end of the data sheet for proper sizing.
- Soldering the thermal pad is required for mechanical reliability and enhances thermal conductivity of the package.

**WARNING**

**DO NOT connect the TPA6132A2RTE exposed metal pad to VDD or any other power supply voltage.**

### 10.2 Layout Example



**Figure 30. Board Layout Concept**

### 10.3 GND Connections

The SGND pin is an input reference and must be connected to the headphone ground connector pin. This ensures no turn-on pop and minimizes output offset voltage. Do not connect more than  $\pm 0.3$  V to SGND.

PGND is a power ground. Connect supply decoupling capacitors for VDD, HPVDD, and HPVSS to PGND.

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.3 商標

DirectPath, E2E are trademarks of Texas Instruments.  
Windows Vista is a trademark of Microsoft Corporation.  
All other trademarks are the property of their respective owners.

### 11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6132A2RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIWI	<a href="#">Samples</a>
TPA6132A2RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AIWI	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6132A2RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA6132A2RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6132A2RTER	WQFN	RTE	16	3000	346.0	346.0	33.0
TPA6132A2RTET	WQFN	RTE	16	250	210.0	185.0	35.0

## GENERIC PACKAGE VIEW


**RTE 16**

**WQFN - 0.8 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4225944/A




# MECHANICAL DATA

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4205254/D 01/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.

# THERMAL PAD MECHANICAL DATA

RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View



Exposed Thermal Pad Dimensions

4206446-2/U 08/15

NOTE: A. All linear dimensions are in millimeters



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4219117/B 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



4219117/B 04/2022

NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:  
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated