

# SN74AVC1T45、1ビットデュアル電源バストランシーバ、可変電圧変換設定、3ステート出力

## 1 特長

- テキサス・インスツルメンツの NanoFree™ パッケージで供給
- 完全に構成可能なデュアルレール設計により、1.08V～3.6Vの電源電圧の全範囲にわたって各ポートが動作可能
- $V_{CC}$  絶縁機能:いずれかの  $V_{CC}$  入力 が  $GND$  レベルになると、両方のポートがハイインピーダンス状態に移行
- $V_{CCA}$  を基準とする DIR 入力回路
- 3.3V で  $\pm 12mA$  の出力駆動能力
- I/O は 4.6V 許容です
- $I_{off}$  により部分的パワーダウンモードでの動作をサポート
- 最大データレート (標準値)
  - 500Mbps (1.08V から 3.3V への変換)
  - 320Mbps (<1.8V から 3.3V への変換)
  - 320Mbps (2.5V または 1.8V への変換)
  - 280Mbps (1.5V への変換)
  - 240Mbps (1.2V への変換)
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護
  - $\pm 2000V$ 、人体モデル (A114-A)
  - 200V、マシンモデル (A115-A)
  - $\pm 1000V$ 、デバイス帯電モデル (C101)

## 2 アプリケーション

- [パーソナル エレクトロニクス](#)
- [産業用](#)
- [エンタープライズ](#)
- [テレコム](#)

## 3 概要

この 1 ビット非反転バストランシーバは、設定可能な 2 本の独立した電源レールを使用します。本 SN74AVC1T45 は最低 1.08V の  $V_{CCA}/V_{CCB}$  で動作します。

A ポートは  $V_{CCA}$  に追従するように設計されています。 $V_{CCA}$  ピンには、1.08V～3.6V の電源電圧を入力できます。B ポートは、 $V_{CCB}$  に追従する設計になっています。 $V_{CCB}$  ピンには、1.08V～3.6V の電源電圧を入力できます。これにより、1.2V、1.5V、1.8V、2.5V、3.3V の任意の電圧ノード間での自在な低電圧双方向変換が可能です。


SN74AVC1T45 は、2 つのデータバス間の非同期通信用に設計されています。方向制御 (DIR) 入力のロジックレベルにより、B ポート出力と A ポート出力のどちらかがアクティブになります。本デバイスは、B ポート出力をアクティブにした場合、A バスから B バスにデータを送信し、A ポート出力をアクティブにした場合、B バスから A バスにデータを送信します。A ポートと B ポートの入力回路はどちらも常にアクティブであるため、 $I_{CC}$  と  $I_{CCZ}$  が流れすぎないように、論理 High または Low レベルを印加する必要があります。

SN74AVC1T45 は、DIR 入力 が  $V_{CCA}$  によって給電されるように設計されています。

このデバイスは、 $I_{off}$  を使用する部分的パワーダウンアプリケーション用の動作が完全に規定されています。 $I_{off}$  回路で出力をディセーブルすることにより、電源切断時にデバイスに電流が逆流して損傷するのを回避できます。

$V_{CC}$  絶縁機能は、いずれかの  $V_{CC}$  入力 が  $GND$  レベルになると、両方のポートがハイインピーダンス状態になるよう設計されています。

NanoFree パッケージ技術は IC パッケージの概念における主要なブレイクスルーであり、ダイをパッケージとして使用します。




論理図 (正論理)



## Table of Contents

<b>1 特長</b> .....	1	7.1 Overview.....	17
<b>2 アプリケーション</b> .....	1	7.2 Functional Block Diagram.....	17
<b>3 概要</b> .....	1	7.3 Feature Description.....	17
<b>4 Pin Configuration and Functions</b> .....	3	7.4 Device Functional Modes.....	17
<b>5 Specifications</b> .....	4	<b>8 Application and Implementation</b> .....	18
5.1 Absolute Maximum Ratings.....	4	8.1 Application Information.....	18
5.2 Recommended Operating Conditions.....	4	8.2 Typical Applications.....	18
5.3 Thermal Information.....	6	8.3 Power Supply Recommendations.....	21
5.4 Electrical Characteristics.....	7	8.4 Layout.....	21
5.5 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.12 \text{ V}$ .....	9	<b>9 Device and Documentation Support</b> .....	23
5.6 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$ .....	9	9.1 ドキュメントの更新通知を受け取る方法.....	23
5.7 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$ .....	10	9.2 サポート・リソース.....	23
5.8 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$ .....	11	9.3 Trademarks.....	23
5.9 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 \text{ V}$ .....	11	9.4 静電気放電に関する注意事項.....	23
5.10 Operating Characteristics.....	13	9.5 用語集.....	23
5.11 Typical Characteristics.....	14	<b>10 Revision History</b> .....	23
<b>6 Parameter Measurement Information</b> .....	16	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	24
<b>7 Detailed Description</b> .....	17		

## 4 Pin Configuration and Functions



**図 4-1. DCK Package, 6-Pin SOT-SC70 (Top View)**

See mechanical drawings in [セクション 11](#) for dimensions.

**表 4-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
V <sub>CCA</sub>	1	P	A-port supply voltage. $1.08V \leq V_{CCA} \leq 3.6V$
GND	2	G	Ground
A	3	I/O	Input/output A. Referenced to V <sub>CCA</sub> .
B	4	I/O	Input/output B. Referenced to V <sub>CCB</sub> .
DIR	5	I	Direction control signal
V <sub>CCB</sub>	6	P	B-port supply voltage. $1.08V \leq V_{CCB} \leq 3.6V$ .

(1) I = input, O = output, P = power, G = ground

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	TYP	MAX	UNIT
V <sub>CCB</sub>	Supply voltage B		-0.5	2	5.5	V
V <sub>I</sub>	Input Voltage <sup>(2)</sup>	I/O Ports (A Port)	-0.5		4.6	V
		I/O Ports (B Port)	-0.5		4.6	
		Control Inputs	-0.5	2	4.6	
V <sub>O</sub>	Voltage applied to any output in the high-impedance or power-off state <sup>(2)</sup>	A Port	-0.5		4.6	V
		B Port	-0.5		4.6	
V <sub>O</sub>	Voltage applied to any output in the high or low state <sup>(2) (3)</sup>	A Port	-0.5		V <sub>CCA</sub> + 0.5	V
		B Port	-0.5		V <sub>CCB</sub> + 0.5	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50			mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50			mA
I <sub>O</sub>	Continuous output current		-50		50	mA
	Continuous current through V <sub>CC</sub> or GND		-100		100	mA
T <sub>J</sub>	Junction Temperature				150	°C
T <sub>stg</sub>	Storage temperature		-65		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [セクション 5.2](#) Exposure beyond the limits listed in [セクション 5.2](#) may affect device reliability.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5V maximum if the output current rating is observed.

### 5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) <sup>(1) (2) (3)</sup>

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage A		1.08	3.6	V
V <sub>CCB</sub>	Supply voltage B		1.08	3.6	
V <sub>IH</sub>	High-level input voltage	Data inputs	V <sub>CCI</sub> = 1.08V	V <sub>CCI</sub> × 0.7	V
			V <sub>CCI</sub> = 1.1V to 1.95V	V <sub>CCI</sub> × 0.65	
			V <sub>CCI</sub> = 2V to 2.7V	1.6	
			V <sub>CCI</sub> = 2.8V to 3.6V	2	
V <sub>IL</sub>	Low-level input voltage	Data inputs	V <sub>CCI</sub> = 1.08V	V <sub>CCI</sub> × 0.3	V
			V <sub>CCI</sub> = 1.1V to 1.95V	V <sub>CCI</sub> × 0.35	
			V <sub>CCI</sub> = 2V to 2.7V	0.7	
			V <sub>CCI</sub> = 2.8V to 3.6V	0.8	
V <sub>IH</sub>	High-level input voltage	Control inputs (referenced to V <sub>CCA</sub> )	V <sub>CCA</sub> = 1.08V to 1.95V	V <sub>CCA</sub> × 0.65	V
			V <sub>CCA</sub> = 2V to 2.7V	1.7	
			V <sub>CCA</sub> = 2.8V to 3.6V	2	
V <sub>IL</sub>	Low-level input voltage	Control inputs (referenced to V <sub>CCA</sub> )	V <sub>CCA</sub> = 1.08V to 1.95V	V <sub>CCA</sub> × 0.35	V
			V <sub>CCA</sub> = 2V to 2.7V	0.7	
			V <sub>CCA</sub> = 2.8V to 3.6V	0.8	

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

			MIN	MAX	UNIT
I <sub>OH</sub>	High-level output current	V <sub>CCO</sub> = 1.08V to 1.32V		-3	mA
		V <sub>CCO</sub> = 1.4V to 1.6V		-6	
		V <sub>CCO</sub> = 1.65V to 1.95V		-8	
		V <sub>CCO</sub> = 2.3V to 2.7V		-9	
		V <sub>CCO</sub> = 3V to 3.6V		-12	
I <sub>OL</sub>	Low-level output current	V <sub>CCO</sub> = 1.08V to 1.32V		3	mA
		V <sub>CCO</sub> = 1.4V to 1.6V		6	
		V <sub>CCO</sub> = 1.65V to 1.95V		8	
		V <sub>CCO</sub> = 2.3V to 2.7V		9	
		V <sub>CCO</sub> = 3V to 3.6V		12	
V <sub>I</sub>	Input voltage <sup>(3)</sup>		0	3.6	V
V <sub>O</sub>	Output voltage	Active State	0	V <sub>CCO</sub>	V
		Tri-State	0	3.6	
Δt/Δv	Input transition rise and fall time		V <sub>CCI</sub> = 1.08V to 3.6V		5 ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

- (1) V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- (2) V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
- (3) All control inputs and data I/Os of this device have weak pulldowns to ensure the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I<sub>I</sub> specification indicated under [セクション 5.4](#)

### 5.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74AVC1T45-Q1		UNIT
		DCK (TSC70)	DRY (USON)	
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	239.9	291.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	175.0	137.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.4	176.5	°C/W
$Y_{JT}$	Junction-to-top characterization parameter	75.6	47.3	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	93.9	175.9	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	Operating free-air temperature (T <sub>A</sub> )									UNIT	
				25°C			-40°C to 85°C			-40°C to 125°C				
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V <sub>OH</sub>	High-level output voltage <sup>(3)</sup>	I <sub>OH</sub> = -100 μA	1.08 V - 3.6 V	1.08 V - 3.6 V	V <sub>CC</sub> O - 0.2			V <sub>CCO</sub> - 0.2			V <sub>CCO</sub> - 0.2			V
		I <sub>OH</sub> = -3 mA	1.1 V	1.1 V	0.85			0.85			0.85			
		I <sub>OH</sub> = -6 mA	1.4 V	1.4 V	1.05			1.05			1.05			
		I <sub>OH</sub> = -8 mA	1.65 V	1.65 V	1.2			1.2			1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	2.3 V	1.75			1.75			1.75			
		I <sub>OH</sub> = -12 mA	3 V	3 V	2.3			2.3			2.3			
V <sub>OL</sub>	Low-level output voltage <sup>(4)</sup>	I <sub>OL</sub> = 100 μA	1.08 V - 3.6 V	1.08 V - 3.6 V	0.1			0.15			0.15			V
		I <sub>OL</sub> = 3 mA	1.1 V	1.1 V	0.2			0.22			0.22			
		I <sub>OL</sub> = 6 mA	1.4 V	1.4 V	0.28			0.30			0.31			
		I <sub>OL</sub> = 8 mA	1.65 V	1.65 V	0.32			0.35			0.35			
		I <sub>OL</sub> = 9 mA	2.3 V	2.3 V	0.31			0.32			0.33			
		I <sub>OL</sub> = 12 mA	3 V	3 V	0.40			0.40			0.40			
I <sub>I</sub>	Input leakage current	Control inputs (DIR, $\overline{OE}$ ) V <sub>I</sub> = V <sub>CCA</sub> or GND	1.08 V - 3.6 V	1.08 V - 3.6 V	-0.25	0.25	-1	1	-1	1	μA			
		Data Inputs (Ax, Bx) V <sub>I</sub> = V <sub>CCB</sub> or GND	1.08 V - 3.6 V	1.08 V - 3.6 V	-0.25	0.25	-1	1	-1	1	μA			
I <sub>off</sub>	Partial power down current	A Port or B Port V <sub>I</sub> or V <sub>O</sub> = 0 V - 3.6 V	0 V	0 V - 3.6 V	-1	0.1	1	-2	2	-5	5	μA		
			0 V - 3.6 V	0 V	-1	0.1	1	-2	2	-5	5			
I <sub>OZ</sub>	Tri-state output current <sup>(5)</sup>	A or B Port: V <sub>I</sub> = V <sub>CCB</sub> or GND V <sub>O</sub> = V <sub>CCO</sub> or GND OE = V <sub>IH</sub>	3.6 V	3.6 V	-0.5	0.5	0.5	-1	1	-1	1	μA		
I <sub>CCA</sub>	V <sub>CCA</sub> supply current	V <sub>I</sub> = V <sub>CCB</sub> or GND I <sub>O</sub> = 0	1.08 V - 3.6 V	1.08 V - 3.6 V	2			2.5			4			μA
			0 V	3.6 V	-0.2			-2			-2			
			3.6 V	0 V	1			2			2.5			
I <sub>CCB</sub>	V <sub>CCB</sub> supply current	V <sub>I</sub> = V <sub>CCB</sub> or GND I <sub>O</sub> = 0	1.08 V - 3.6 V	1.08 V - 3.6 V	2.5			3.5			5			μA
			0 V	3.6 V	1			2			3			
			3.6 V	0 V	-0.2			-2			-2			
I <sub>CCA</sub> + I <sub>CCB</sub>	Combined supply current	V <sub>I</sub> = V <sub>CCB</sub> or GND I <sub>O</sub> = 0	1.08 V - 3.6 V	1.08 V - 3.6 V	3			5			8			μA
C <sub>i</sub>	Control Input Capacitance	V <sub>I</sub> = 3.3 V or GND	3.3 V	3.3 V	2.5			2.5			2.5			pF
C <sub>io</sub>	Data I/O Capacitance	OE = V <sub>CCA</sub> , V <sub>O</sub> = 1.65V DC +1 MHz -16 dBm sine wave	3.3 V	3.3 V	6			4			6			pF

- (1) V<sub>CCB</sub> is the V<sub>CC</sub> associated with the input port.  
(2) V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.  
(3) Tested at V<sub>I</sub> = V<sub>T+(MAX)</sub>.  
(4) Tested at V<sub>I</sub> = V<sub>T-(MIN)</sub>.

- (5) For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.



### 5.5 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.12 \text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )															UNIT	
				$1.2 \pm 0.12 \text{ V}$			$1.5 \pm 0.1 \text{ V}$			$1.8 \pm 0.15 \text{ V}$			$2.5 \pm 0.2 \text{ V}$			$3.3 \pm 0.3 \text{ V}$				
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	3.0	3.1	10.8	2.3	2.6	7.7	2.1	2.5	6.6	1.9	3	5.3	1.8	3.5	5	ns
				-40°C to 125°C	3.1	3.1	10.2	2.6	2.6	7.4	2.3	2.5	6.5	2.1	3	5.4	1.9	3.5	5.1	
	B	A	-40°C to 85°C	2.9	3.1	10.6	2.0	2.7	7.6	1.8	2.5	6.5	1.8	2.4	5.2	1.8	2.3	4.8		
			-40°C to 125°C	3.1	3.1	10.2	2.3	2.7	7.8	2.1	2.5	6.7	2.0	2.4	5.4	2.0	2.3	5.0		
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	3.3	5.3	12	3.3	5.3	12	3.5	5.3	12	3.5	5.3	12	3.5	5.3	12	ns
				-40°C to 125°C	3.8	5.3	12.8	3.8	5.3	12.8	3.8	5.3	12.7	3.8	5.3	12.7	3.7	5.3	12.3	
		$\overline{OE}$	B	-40°C to 85°C	3	5.1	12	3	4	7.5	2.5	3.5	5.9	2	3.2	4.7	2	3.1	4.7	
				-40°C to 125°C	3.5	5.1	12	2.8	4	7.4	2.5	3.5	6	2.1	3.2	4.9	2.1	3.1	4.7	
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	5.0	4.8	8.5	5.0	4.8	8.5	5.0	4.8	8.3	5.0	4.8	8.5	5.0	4.8	8.5	ns
				-40°C to 125°C	4.9	4.8	9.2	4.9	4.8	9.2	4.9	4.8	9.2	4.9	4.8	9.2	4.9	4.8	9.2	
		$\overline{OE}$	B	-40°C to 85°C	5.6	4.7	11.4	4.8	4	9.3	5.2	4.1	9.1	4.0	4.3	7.1	5.0	5.1	8.3	
				-40°C to 125°C	5.6	4.7	11.6	4.8	4	9.4	5.2	4.1	9.3	4.0	7.6	7.3	5.0	5.1	8.4	

### 5.6 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )															UNIT
				$1.2 \pm 0.12 \text{ V}$			$1.5 \pm 0.1 \text{ V}$			$1.8 \pm 0.15 \text{ V}$			$2.5 \pm 0.2 \text{ V}$			$3.3 \pm 0.3 \text{ V}$			
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	2.0	2.7	7.2	1.7	5.3	1.5	4.5	1.2	3.9	1.1	3.4				ns
				-40°C to 125°C	2.3	2.7	7.3	1.9	5.3	1.8	4.5	1.5	3.9	1.3	3.4				
		B	A	-40°C to 85°C	1.6	2.3	7.1	1.7	5.2	1.5	5.1	1.4	4.6	1.4	4.4				
				-40°C to 125°C	1.8	2.3	7.0	1.9	5.2	1.8	5.1	1.6	4.6	1.5	4.4				
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	3.0	3.7	7.0	2.9	7.6	2.8	6.9	2.7	7.5	2.6	6.6				ns
				-40°C to 125°C	3.0	3.8	7.2	2.9	7.6	2.8	7.6	2.7	7.5	2.6	7.3				
		$\overline{OE}$	B	-40°C to 85°C	3.4	4.8	11.2	2.7	7.6	2.3	5.6	1.9	4.4	1.8	5.3				
				-40°C to 125°C	3.4	5.1	11.2	2.7	7.7	2.3	5.6	1.9	4.4	1.8	4.5				

## 5.6 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$ (続き)

PARAMETER	FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
				$1.2 \pm 0.12 \text{ V}$			$1.5 \pm 0.1 \text{ V}$			$1.8 \pm 0.15 \text{ V}$			$2.5 \pm 0.2 \text{ V}$				$3.3 \pm 0.3 \text{ V}$		
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	4.1	3.1		4.1	8.6		4.0	9.6		4.0	9		4.0	8.7	ns
				-40°C to 125°C	4.1	4.8		3.2	8.6		4.0	9.6		4.0	9		4.0	8.6	
		$\overline{OE}$	B	-40°C to 85°C	5.3	4.1	10	4.5	8.4		4.9	8.5		3.7	7.2		4.8	7.8	
				-40°C to 125°C	5.3	4.7	9.9	4.5	8.4		4.9	8.7		3.7	7.2		4.8	7.8	

## 5.7 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
				$1.2 \pm 0.12 \text{ V}$			$1.5 \pm 0.1 \text{ V}$			$1.8 \pm 0.15 \text{ V}$			$2.5 \pm 0.2 \text{ V}$				$3.3 \pm 0.3 \text{ V}$		
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	1.9	2.5	6.2	1.5	5.1		1.4	4.4		1.1	4		1.0	3.9	ns
				-40°C to 125°C	2.1	2.5	6.3	1.8	5.1		1.7	4.4		1.3	4		1.2	3.9	
		B	A	-40°C to 85°C	2.1	2.5	6.5	1.5	4.6		1.4	4.4		1.3	3.9		1.1	3.7	
				-40°C to 125°C	2.3	2.5	6.3	1.8	4.6		1.7	4.4		1.5	3.9		1.4	3.7	
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	2.4	3	5.4	2.4	6.8		2.4	6.8		2.3	6.8		2.2	6.8	ns
				-40°C to 125°C	2.4	3	5.4	2.4	6.8		2.4	6.8		2.3	6.8		2.2	6.8	
		$\overline{OE}$	B	-40°C to 85°C	3.3	4.6	11.0	2.5	8.2		2.1	6.7		1.7	5.1		1.6	4.5	
				-40°C to 125°C	3.3	4.6	11.0	2.5	8.2		2.1	6.7		1.7	5.1		1.6	4.5	
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	4.4	2.7		4.3	7.1		4.3	7.1		4.3	7.1		4.2	7.1	ns
				-40°C to 125°C	4.4	2.7		4.3	7.1		4.3	7.1		4.3	7.1		4.2	7.1	
		$\overline{OE}$	B	-40°C to 85°C	5.1	3.9	9	4.3	7.8		4.7	8.1		3.6	6		4.6	7.2	
				-40°C to 125°C	5.1	3.9	9	4.3	7.8		4.7	8.3		3.6	6		4.6	7.4	

### 5.8 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
				1.2 ± 0.12 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V				3.3 ± 0.3 V		
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	1.8	2.4	5	1.4	4.7	1.3	3.9	1.1	3.1	0.9	2.8	ns			
				-40°C to 125°C	2.0	2.4	5.1	1.6	4.7	1.5	3.9	1.3	3.1	1.0	2.8				
		B	A	-40°C to 85°C	1.9	2.2	5.5	1.3	4.2	1.1	3.8	1.1	3.1	1	2.9				
				-40°C to 125°C	2.1	2.2	5.2	1.5	4.2	1.3	3.8	1.3	3.1	1.1	2.9				
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	1.9	2.2	3.8	1.9	3.8	1.9	3.8	1.9	3.8	1.9	3.8	ns			
				-40°C to 125°C	1.9	2.2	3.8	1.9	3.8	1.9	3.8	1.9	3.8	1.9	3.8				
		$\overline{OE}$	B	-40°C to 85°C	2.9	4.5	10.8	2.2	7.6	1.8	6.5	1.5	4.1	1.3	4				
				-40°C to 125°C	2.9	4.5	10.8	2.2	7.6	1.8	6.5	1.5	4.1	1.3	4				
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	3.0	1.8	5.5	3.0	5.1	3.0	5.1	3.0	5.1	2.9	5.1	ns			
				-40°C to 125°C	2.7	1.8	5.5	2.7	5.1	2.6	5.1	2.9	5.1	2.7	5.1				
		$\overline{OE}$	B	-40°C to 85°C	5.0	3.6	9	4.2	7.1	4.6	7.3	3.5	5.7	4.6	6.8				
				-40°C to 125°C	5.0	3.6	9	4.2	7.1	4.6	7.5	3.2	5.8	4.2	7.0				

### 5.9 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 \text{ V}$

PARAMETER	FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
				1.2 ± 0.12 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V				3.3 ± 0.3 V		
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	1.8	2.3	4.8	1.4	4.5	1.2	3.3	1.1	2.9	0.9	2.5	ns			
				-40°C to 125°C	2.0	2.3	5.2	1.5	4.5	1.4	3.3	1.1	2.9	1.0	2.5				
		B	A	-40°C to 85°C	1.8	2.2	5.2	1.2	3.8	1.0	3.4	0.9	2.8	0.9	2.5				
				-40°C to 125°C	1.9	2.2	5	1.3	3.8	1.2	3.4	1.1	2.8	1.0	2.5				
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	1.8	2	3	1.8	4	1.8	4	1.8	4	1.8	4	ns			
				-40°C to 125°C	1.8	2	3.2	1.8	4	1.8	4	1.8	4	1.8	4				
		$\overline{OE}$	B	-40°C to 85°C	2.7	4	10	1.9	7.4	1.6	6.2	1.3	4	1.2	3.9				
				-40°C to 125°C	2.7	4	10	1.9	7.4	1.6	6.2	1.3	4	1.2	3.9				

### 5.9 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 \text{ V}$ (続き)

PARAMETER		FROM	TO	TEST CONDITIONS	B-Port Supply Voltage ( $V_{CCB}$ )															UNIT
					1.2 ± 0.12 V			1.5 ± 0.1 V			1.8 ± 0.15 V			2.5 ± 0.2 V			3.3 ± 0.3 V			
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	4.0	5	6	3.9	5.9	3.9	5.9	3.9	5.9	3.9	5.9	3.9	5.8	ns		
				-40°C to 125°C	4.0	5	6	3.9	6.0	3.9	6.0	3.9	6.0	3.9	6.0	3.9	6.0			
		$\overline{OE}$	B	-40°C to 85°C	5.0	6	8	4.2	6.9	4.7	7.1	3.7	5.5	4.6	6.6					
				-40°C to 125°C	5.0	6	8	4.2	6.9	4.1	7.3	3.2	5.5	4.2	6.8					


## 5.10 Operating Characteristics

$T_A = 25^\circ\text{C}$  (1)


PARAMETER		Test Conditions	Supply Voltage ( $V_{CCB} = V_{CCA}$ )				UNIT
			1.2 ± 0.12V	1.8 ± 0.15V	2.5 ± 0.2V	3.3 ± 0.3V	
			TYP	TYP	TYP	TYP	
$C_{pdA}$ (2)	A to B: outputs enabled	A Port CL = 0, RL = Open f = 10 MHz $t_{rise} = t_{fall} = 1$ ns	3	3	3	4	pF
	A to B: outputs disabled		3	3	3	4	
	B to A: outputs enabled		13	13	15	15	
	B to A: outputs disabled		3	3	3	4	
$C_{pdB}$ (2)	A to B: outputs enabled		13	13	15	15	
	A to B: outputs disabled		3	3	3	3	
	B to A: outputs enabled		3	3	3	3	
	B to A: outputs disabled		3	3	3	3	

- (1) For more information about power dissipation capacitance, see the [CMOS Power Consumption and  \$C\_{pd}\$  Calculation](#) application report.  
 (2)  $C_{pdA}$  and  $C_{pdB}$  are respectively A-Port and B-Port power dissipation capacitances per transceiver.


### 5.11 Typical Characteristics




**5-1. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance**  
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.2\text{V}$




**5-2. Typical Propagation Delay of Low-to-High vs Load Capacitance**  
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.2\text{V}$




**5-3. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance**  
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.5\text{V}$



**5-4. Typical Propagation Delay of Low-to-High vs Load Capacitance**  
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.5\text{V}$




**5-5. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance**  
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.8\text{V}$




**5-6. Typical Propagation Delay of Low-to-High vs Load Capacitance**  
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.8\text{V}$


### 5.11 Typical Characteristics (continued)




5-7. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance  
T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 2.5V



5-8. Typical Propagation Delay of Low-to-High vs Load Capacitance  
T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 2.5V




5-9. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance  
T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 3.3V



5-10. Typical Propagation Delay of Low-to-High vs Load Capacitance  
T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 3.3V




## 6 Parameter Measurement Information



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CCO}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CCO}$	$C_L$	$R_L$	$V_{TP}$
1.2 V	15 pF	2 kW	0.1 V
1.5 V ± 0.1 V	15 pF	2 kW	0.1 V
1.8 V ± 0.15 V	15 pF	2 kW	0.15 V
2.5 V ± 0.2 V	15 pF	2 kW	0.15 V
3.3 V ± 0.3 V	15 pF	2 kW	0.3 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR = 10 MHz,  $Z_O = 50 \Omega$ ,  $dv/dt \geq 1 \text{ V/ns}$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
  - I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

图 6-1. Load Circuit and Voltage Waveforms




## 7 Detailed Description

### 7.1 Overview

The SN74AVC1T45 is a single-bit, dual-supply, noninverting voltage level translation device.  $V_{CCA}$  supports pin A and the direction control pin, and  $V_{CCB}$  supports pin B. The A port can accept I/O voltages ranging from 1.08V to 3.6V, while the B port can accept I/O voltages from 1.08V to 3.6V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Fully Configurable

The fully configurable dual-rail design allows each port to operate over the full 1.08V to 3.6V power-supply range. Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.08V and 3.6V making the device an excellent choice for translating between any of the voltage nodes (1.2V, 1.8V, 2.5V, and 3.3V).

#### 7.3.2 Support High-Speed Translation

SN74AVC1T45 can support high data-rate application. The translated signal data rate can be up to 500Mbps when signal is translated from 1.08V to 3.3V.

#### 7.3.3 $I_{off}$ Supports Partial-Power-Down Mode Operation

$I_{off}$  will prevent backflow current by disabling I/O output circuits when device is in partial-power-down mode.

### 7.4 Device Functional Modes

表 7-1. Function Table

INPUT DIR <sup>(1)</sup>	OPERATION
L	B data to A bus
H	A data to B bus

(1) Input circuits of the data I/Os always are active.

## 8 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The SN74AVC1T45 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum data rate can be up to 500Mbps when device translate signal from 1.08V to 3.3V.

#### 8.1.1 Enable Times

Calculate the enable times for the SN74AVC1T45 using the following formulas:

- $t_{PZH} \text{ (DIR to A)} = t_{PLZ} \text{ (DIR to B)} + t_{PLH} \text{ (B to A)}$
- $t_{PZL} \text{ (DIR to A)} = t_{PHZ} \text{ (DIR to B)} + t_{PHL} \text{ (B to A)}$
- $t_{PZH} \text{ (DIR to B)} = t_{PLZ} \text{ (DIR to A)} + t_{PLH} \text{ (A to B)}$
- $t_{PZL} \text{ (DIR to B)} = t_{PHZ} \text{ (DIR to A)} + t_{PHL} \text{ (A to B)}$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC1T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

### 8.2 Typical Applications

#### 8.2.1 Unidirectional Logic Level-Shifting Application

図 8-1 shows an example of the SN74AVC1T45 being used in a unidirectional logic level-shifting application.




図 8-1. Unidirectional Logic Level-Shifting Application

PIN	NAME	FUNCTION	DESCRIPTION
1	V <sub>CCA</sub>	V <sub>CC1</sub>	SYSTEM-1 supply voltage (1.2V to 3.6V)
2	GND	GND	Device GND
3	A	OUT	Output level depends on V <sub>CC1</sub> voltage.
4	B	IN	Input threshold value depends on V <sub>CC2</sub> voltage.
5	DIR	DIR	GND (low level) determines B-port to A-port direction.
6	V <sub>CCB</sub>	V <sub>CC2</sub>	SYSTEM-2 supply voltage (1.2V to 3.6V)

### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	1.2V to 3.6V
Output voltage range	1.2V to 3.6V

### 8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74AVC1T45 device to determine the input voltage range. For a valid logic-high, the value must exceed the VIH of the input port. For a valid logic low the value must be less than the VIL of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74AVC1T45 device is driving to determine the output voltage range.

### 8.2.1.3 Application Curve




図 8-2. Translation Up (1.2V to 3.3V) at 2.5MHz

### 8.2.2 Bidirectional Logic Level-Shifting Application

Figure 8-3 shows the SN74AVC1T45 being used in a bidirectional logic level-shifting application. Because the SN74AVC1T45 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.




Figure 8-3. Bidirectional Logic Level-Shifting Application

The following table provides data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

Table 8-2. Data Transmission: SYSTEM-1 and SYSTEM-2

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	H	Out	In	SYSTEM-1 data to SYSTEM-2
2	H	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. <sup>(1)</sup>
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. <sup>(1)</sup>
4	L	In	Out	SYSTEM-2 data to SYSTEM-1

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions (for example, both pullup or both pulldown).

#### 8.2.2.1 Design Requirements

Refer to [セクション 8.2.1.1](#).

#### 8.2.2.2 Detailed Design Procedure

Refer to [セクション 8.2.1.2](#).

### 8.2.2.3 Application Curve




図 8-4. Translation Up (1.2V to 3.3V) at 2.5MHz

## 8.3 Power Supply Recommendations

The SN74AVC1T45 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.08V to 3.6V, and  $V_{CCB}$  accepts any supply voltage from 1.08V to 3.6V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$  respectively allowing for low-voltage, bidirectional translation between any of the 1.2V, 1.5-V, 1.8V, and 3.3V voltage nodes.

### 8.3.1 Power-Up Considerations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

1. Connect ground before any supply voltage is applied.
2. Power up  $V_{CCA}$ .
3.  $V_{CCB}$  can be ramped up along with or after  $V_{CCA}$ .

表 8-3. Typical Total Static Power Consumption ( $I_{CCA} + I_{CCB}$ )

$V_{CCB}$	$V_{CCA}$						UNIT
	0V	1.2V	1.5V	1.8V	2.5V	3.3V	
0V	0	<0.5	<0.5	<0.5	<0.5	<0.5	μA
1.2V	<0.5	<1	<1	<1	<1	1	
1.5V	<0.5	<1	<1	<1	<1	1	
1.8V	<0.5	<1	<1	<1	<1	<1	
2.5V	<0.5	1	<1	<1	<1	<1	
3.3V	<0.5	1	<1	<1	<1	<1	

## 8.4 Layout

### 8.4.1 Layout Guidelines

For device reliability, it is recommended to follow common printed-circuit board layout guidelines such as follows:

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

8.4.2 Layout Example





図 8-5. PCB Layout Example

## 9 Device and Documentation Support

### 9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 9.2 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 9.3 Trademarks

NanoFree™ is a trademark of Texas Instruments.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision I (March 2024) to Revision J (August 2024) Page

• Updated Thermal Metrics.....	6
--------------------------------	---

### Changes from Revision H (October 2014) to Revision I (March 2024) Page

• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• パッケージリード サイズを含めるよう「パッケージ情報」表を更新.....	1

### Changes from Revision G (January 2008) to Revision H (October 2014) Page

• 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 .....	1
--	---

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC1T45DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(DT1F, DT1R) (DT1H, DT1P)	<a href="#">Samples</a>
SN74AVC1T45DBVRE4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(DT1F, DT1R) (DT1H, DT1P)	<a href="#">Samples</a>
SN74AVC1T45DBVRG4	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(DT1F, DT1R) (DT1H, DT1P)	<a href="#">Samples</a>
SN74AVC1T45DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 85	DT1R DT1H	<a href="#">Samples</a>
SN74AVC1T45DBVTE4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DT1R DT1H	<a href="#">Samples</a>
SN74AVC1T45DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(TCF, TCR) (TCH, TCP)	<a href="#">Samples</a>
SN74AVC1T45DCKRE4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(TCF, TCR) (TCH, TCP)	<a href="#">Samples</a>
SN74AVC1T45DCKRG4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(TCF, TCR) (TCH, TCP)	<a href="#">Samples</a>
SN74AVC1T45DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(TCF, TCR) (TCH, TCP)	<a href="#">Samples</a>
SN74AVC1T45DCKTG4	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(TCF, TCR) (TCH, TCP)	<a href="#">Samples</a>
SN74AVC1T45DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(1JW, TCR) TCH	<a href="#">Samples</a>
SN74AVC1T45DRLRG4	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(1JW, TCR) TCH	<a href="#">Samples</a>
SN74AVC1T45YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(TC2, TCN)	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF SN74AVC1T45 :**

- Automotive : [SN74AVC1T45-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


# DRL0006A



# PACKAGE OUTLINE

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



4223266/E 07/2024

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD

# EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:30X



SOLDERMASK DETAILS

4223266/E 07/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

# EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4223266/E 07/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# DBV0006A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4219524/A 06/2014

NOTES:

NanoFree Is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

# EXAMPLE BOARD LAYOUT


YZP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4219524/A 06/2014

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 ([www.ti.com/lit/sbva017](http://www.ti.com/lit/sbva017)).

# EXAMPLE STENCIL DESIGN

YZP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4219524/A 06/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


# DCK0006A



# PACKAGE OUTLINE

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214835/C 08/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X




SOLDER MASK DETAILS

4214835/C 08/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X

4214835/C 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated