


LM5165-Q1 車載用 3V~65V 入力、150mA の同期整流降圧コンバータ、超低 I_Q

1 特長

- 車載アプリケーション向けに AEC-Q100 認証済み
 - デバイス温度グレード 1: -40°C ~ 125°C の周囲温度範囲
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C5
- 広い入力電圧範囲: 3V~65V
- 無負荷時の静止電流: 10.5 μA
- -40°C ~ 150°C の接合部温度範囲
- 固定 (3.3V、5V) または可変出力電圧
- EN55022/CISPR 22 EMI 標準に準拠
- 2 Ω の PMOS 降圧スイッチを内蔵
 - 100% デューティ・サイクルに対応し、低いドロップアウト電圧を実現
- 1 Ω の NMOS 同期整流器を内蔵
 - 外付け整流ダイオードが不要
- プログラム可能な電流制限設定ポイント (4 レベル)
- PFM または COT モードの動作を選択可能
- 内部基準電圧: 1.223V \pm 1%
- 900 μs の内部ソフトスタート、プログラムも可能
- アクティブ・スルーレート制御による EMI 低減
- あらかじめ出力にバイアスが印加された状態でも単調にスタートアップ
- ループ補償やブートストラップ部品が不要
- ヒステリシス付きの高精度イネーブルおよび入力 UVLO
- ヒステリシス付きのサーマル・シャットダウン保護
- 10 ピン VSON および VSSOP パッケージ
- TPSM265R1 モジュールを使用して、開発期間を短縮
- WEBENCH® Power Designer を使用してカスタム・レギュレータ設計を作成

2 アプリケーション

- 車載用およびバッテリー駆動機器
- 高電圧 LDO の置き換え
- 汎用バイアス電源



代表的な回路図、固定出力

3 概要


LM5165-Q1 デバイスは小型で使いやすい、3V~65V で超低 I_Q の同期整流降圧コンバータで、広い範囲の入力電圧と負荷電流にわたって高い効率を維持します。ハイサイドとローサイドのパワー MOSFET が搭載されており、3.3V または 5V の固定出力電圧、または可変出力電圧で、最大 150mA の出力電流を供給できます。このコンバータは、実装を簡素化し、同時に対象アプリケーションに合わせて性能を最適化できるよう設計されています。軽負荷時の効率を最適化するにはパルス周波数変調 (PFM) モードを、ほぼ一定の周波数で動作するためにはコンスタント・オン・タイム (COT) 制御方式を使用できます。いずれの制御方式にもループ補償は必要なく、非常に優れたラインおよび負荷過渡応答と、大きな降圧変換率について短い PWM オン時間を実現します。

ハイサイドの P チャネル MOSFET は 100% デューティ・サイクルで動作可能なため、最低のドロップアウト電圧を実現し、ゲート駆動用のブートストラップ・コンデンサが必要ありません。また、電流制限の設定ポイントを変更可能で、特定の出力電流の要件に応じてインダクタの選択を最適化できます。スタートアップ時間の選択や変更には、最小遅延 (ソフト・スタートなし)、内部的に固定 (900 μs)、コンデンサを使用して外部でソフト・スタートをプログラムのオプションを選択できます。オープン・ドレインの PGOOD インジケータは、シーケンシング、フォルト報告、出力電圧監視に使用できます。LM5165-Q1 は車載用 AEC-Q100 グレード 1 認定済みで、10 ピン、0.5mm ピン・ピッチの VSON および VSSOP パッケージで供給されます。

デバイス情報

部品番号	出力	パッケージ (1)	本体サイズ (公称)
LM5165-Q1	可変	DRC (VSON, 10) DGS (VSSOP, 10)	3.00mm × 3.00mm
LM5165X-Q1	5V 固定		
LM5165Y-Q1	3.3V 固定		

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



標準的な効率、 $V_{OUT} = 5V$



Table of Contents

1 特長.....	1	7.4 Device Functional Modes.....	20
2 アプリケーション.....	1	8 Applications and Implementation.....	21
3 概要.....	1	8.1 Application Information.....	21
4 Revision History.....	2	8.2 Typical Applications.....	21
5 Pin Configuration and Functions.....	3	8.3 Power Supply Recommendations.....	35
6 Specifications.....	5	8.4 Layout.....	36
6.1 Absolute Maximum Ratings.....	5	9 Device and Documentation Support.....	39
6.2 ESD Ratings.....	5	9.1 Device Support.....	39
6.3 Recommended Operating Conditions.....	5	9.2 Documentation Support.....	39
6.4 Thermal Information.....	5	9.3 ドキュメントの更新通知を受け取る方法.....	40
6.5 Electrical Characteristics.....	6	9.4 サポート・リソース.....	40
6.6 Switching Characteristics.....	7	9.5 Trademarks.....	40
6.7 Typical Characteristics.....	8	9.6 静電気放電に関する注意事項.....	40
7 Detailed Description.....	13	9.7 用語集.....	40
7.1 Overview.....	13	10 Mechanical, Packaging, and Orderable Information.....	40
7.2 Functional Block Diagram.....	13		
7.3 Feature Description.....	14		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (February 2017) to Revision C (December 2022)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• 文書全体にわたって図から色を削除し、採番方法を更新.....	1
• ドキュメントのタイトルを更新.....	1
• Changed all instances of legacy terminology to commander and responder.....	18
• Added additional statement to <i>Filter Inductor</i> – L_F	22
Changes from Revision A (March 2016) to Revision B (February 2017)	Page
• Added VSSOP-10 package information.....	3
• Changed EN absolute maximum voltage from (VIN + 0.3 V) to 68 V.....	5
• Deleted note 5 under <i>Absolute Maximum Ratings</i> table.....	5
• Changed EN operating voltage from VIN to 65 V.....	5
• Deleted note 2 under <i>Recommended Operating Conditions</i> table.....	5
• Added thermal information data for VSSOP-10 package.....	5
• Added ILIM specifications for VSSOP-10 package.....	6
• Changed RT resistor equation divisor from 1.6 to 1.75 and updated Table 1 accordingly.....	14
• Added link to TI Design TIDA-00666.....	21
• Added more information in the <i>Device and Documentation Support</i> section.....	39
Changes from Revision * (February 2016) to Revision A (March 2016)	Page
• 製品プレビューから量産データ・リリースへ.....	1

5 Pin Configuration and Functions




图 5-1. DRC Package 10-Pin VSON With Exposed Thermal Pad (Top View)




图 5-2. DGS Package 10-Pin VSSOP Top View

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	SW	P	Switching node that is internally connected to the drain of the high-side PMOS buck switch and the drain of the low-side NMOS synchronous rectifier. Connect to the switching side of the power inductor.
2	VIN	P	Regulator supply input pin to high-side power MOSFET and internal bias rail LDO. Connect to input supply and input capacitor C _{IN} . Path from VIN to the input capacitor must be as short as possible.
3	ILIM	I	Programming pin for current limit. Connecting the appropriate resistor from ILIM to GND selects one of four preset current limit options. Short ILIM to GND for the maximum current setting.
4	SS	I	Programming pin for the soft-start time. If a 100-kΩ resistor is connected from SS to GND, the internal soft-start circuit is disabled and the FB comparator reference steps immediately from zero to full value when the regulator is enabled by the EN input. If the SS pin is left open, the internal soft-start circuit ramps the FB reference from zero to full value in 900 μs. If an appropriate capacitance is connected to the SS pin, the soft-start time can be programmed as required.
5	RT	I	Mode selection and on-time programming pin for Constant On-Time (COT) control. Short RT to GND to select PFM (pulse frequency modulation) operation. Connect a resistor from RT to GND to program the on-time, which sets the switching frequency for COT.
6	PGOOD	O	Power Good output flag pin. PGOOD is connected to the drain of an NFET that holds the pin low when either FB or VOUT is below the regulation target. Use a pullup resistor of 10 kΩ to 100 kΩ to the system voltage rail or VOUT (no higher than 12 V).

表 5-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
7	EN	I	Input pin of the precision enable / UVLO comparator. The converter is enabled when the EN voltage is greater than 1.212 V.
8	VOUT/FB	I	Feedback input to voltage regulation loop. The VOUT pin connects the internal feedback resistor divider to the regulator output voltage for fixed 3.3-V and 5-V options. The FB pin connects the internal feedback comparator to an external resistor divider for the adjustable output voltage option. The FB comparator reference voltage is nominally 1.223 V.
9	HYS	O	Drain of an internal NFET that is turned off when the EN input is greater than the EN threshold. An external resistor from HYS to the EN pin UVLO resistor divider programs the input UVLO hysteresis voltage.
10	GND	G	Regulator ground return
—	PAD	P	Exposed pad. Connect to the GND pin and system ground on PCB. Path to C _{IN} must be as short as possible.

(1) P = Power, G = Ground, I = Input, O = Output.

6 Specifications

6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted).^{(1) (2)}

		MIN	MAX	UNIT
VIN, EN to GND		-0.3	68	V
SW to GND		-0.7	$V_{\text{VIN}} + 0.3$	V
	20-ns transient	-3		V
PGOOD, VOUT ⁽³⁾ to GND	Survives short to automotive battery voltage	-0.3	16	V
HYS to GND		-0.3	7	V
ILIM, SS, RT, FB ⁽⁴⁾ to GND		-0.3	3.6	V
Maximum junction temperature, T _J		-40	150	$^{\circ}\text{C}$
Storage temperature, T _{stg}		-55	150	$^{\circ}\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Fixed output versions.
- (4) Adjustable output version.

6.2 ESD Ratings

		VALUE	UNIT	
V _{ESD}	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ^{(1) (2)}	± 2000	
		Charged device model (CDM), per AEC Q100-011 ⁽³⁾	All pins except 1, 5, 6, and 10	± 500
			Pin 1, 5, 6, and 10	± 750

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted).⁽¹⁾

		MIN	MAX	UNIT
Input voltages	VIN	3	65	V
	EN	-0.3	65	
	PGOOD	-0.3	12	
	HYS	-0.3	5.5	
Output current	I _{OUT} (COT mode)	0	150	mA
	I _{OUT} (PFM mode)	0	100	
Temperature	Operating junction temperature	-40	150	$^{\circ}\text{C}$

- (1) Operating Ratings are conditions under which the device is intended to be functional. For specifications and test conditions, see [Electrical Characteristics](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM5165-Q1		UNIT
		DRC (VSON)	DGS (VSSOP)	
		10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	47.7	157.1	$^{\circ}\text{C}/\text{W}$
R _{θJC(top)}	Junction-to-case (top) thermal resistance	59.9	48.8	$^{\circ}\text{C}/\text{W}$

THERMAL METRIC ⁽¹⁾		LM5165-Q1		UNIT
		DRC (VSON)	DGS (VSSOP)	
		10 PINS	10 PINS	
R _{θJB}	Junction-to-board thermal resistance	22.1	77	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1	4.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	22.2	75.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the –40°C to +125°C junction temperature range. V_{IN} = 12 V (unless otherwise noted).^{(1) (2)}

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CURRENTS						
I _{Q-SHD}	VIN DC supply current, shutdown	V _{EN} = 0 V, T _A = 25°C		4.6	6	μA
I _{Q-SLEEP}	VIN DC supply current, no load	V _{FB} = 1.5 V, T _A = 25°C		10.5	15	μA
I _{Q-SLEEP-VINMAX}	VIN DC supply current, no load	V _{FB} = 1.5 V, V _{VIN} = 65 V, T _A = 25°C		11	15	μA
I _{Q-ACTIVE-PFM}	VIN DC supply current, active	PFM mode		205		μA
I _{Q-ACTIVE-COT}	VIN DC supply current, active	COT mode, R _{RT} = 107 kΩ		300		μA
POWER SWITCHES						
R _{DSON1}	High-side MOSFET R _{DS(on)}	I _{SW} = –10 mA		2		Ω
R _{DSON2}	Low-side MOSFET R _{DS(on)}	I _{SW} = 10 mA		1		Ω
CURRENT LIMITING						
I _{LIM1-VSON}	High-side peak current threshold VSON-10 package	ILIM shorted to GND	220	240	264	mA
I _{LIM2-VSON}		R _{ILIM} = 24.9 kΩ	155	180	205	
I _{LIM3-VSON}		R _{ILIM} = 56.2 kΩ	100	120	145	
I _{LIM4-VSON}		R _{ILIM} ≥ 100 kΩ	48	60	75	
I _{LIM1-VSSOP}	High-side peak current threshold VSSOP-10 package	ILIM shorted to GND	215	240	270	mA
I _{LIM2-VSSOP}		R _{ILIM} = 24.9 kΩ	157	180	207	
I _{LIM3-VSSOP}		R _{ILIM} = 56.2 kΩ	100	120	146	
I _{LIM4-VSSOP}		R _{ILIM} ≥ 100 kΩ	41	60	81	
REGULATION COMPARATOR						
V _{VOU50}	VOUT 5-V DC setpoint	LM5165X	4.9	5	5.1	V
V _{VOU33}	VOUT 3.3-V DC setpoint	LM5165Y	3.23	3.3	3.37	V
I _{VOU}	VOUT pin input current	V _{VOU} = 5 V, LM5165X-Q1		6.7		μA
		V _{VOU} = 3.3 V, LM5165Y-Q1		3.9		
V _{REF1}	Lower FB regulation threshold (PFM, COT)	Adjustable output version	1.205	1.223	1.241	V
V _{REF2}	Upper FB regulation threshold (PFM)		1.22	1.233	1.246	
FB _{HYS-PFM}	FB comparator PFM hysteresis	PFM mode		10		mV
FB _{HYS-COT}	FB comparator dropout hysteresis	COT mode		4		mV
I _{FB}	FB pin input bias current	V _{FB} = 1 V			100	nA
FB _{LINE-REG}	FB threshold variation over line	V _{VIN} = 3 V to 65 V		0.001		%/V
VOUT _{LINE-REG}	VOUT threshold variation over line	LM5165X-Q1, V _{VIN} = 6 V to 65 V LM5165Y-Q1, V _{VIN} = 4.5 V to 65 V		0.001		%/V
POWER GOOD						
UVT _{RISING}	PGOOD comparator	FB voltage rising, relative to V _{REF1}		94%		
UVT _{FALLING}		FB voltage falling, relative to V _{REF1}		87%		
R _{PGOOD}	PGOOD on-resistance	V _{FB} = 1 V		80	200	Ω

6.5 Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over the -40°C to $+125^\circ\text{C}$ junction temperature range. $V_{IN} = 12\text{ V}$ (unless otherwise noted).^{(1) (2)}

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{INMIN-PGOOD}$	Minimum V_{IN} for valid PGOOD	V_{VIN} falling, $I_{PGOOD} = 0.1\text{ mA}$, $V_{PGOOD} < 0.5\text{ V}$		1.2	1.65	V
I_{PGOOD}	PGOOD off-state leakage current	$V_{FB} = 1.2\text{ V}$, $V_{PGOOD} = 5.5\text{ V}$		10	100	nA
ENABLE / UVLO						
V_{IN-ON}	Turnon threshold	V_{IN} voltage rising	2.6	2.75	2.95	V
V_{IN-OFF}	Turnoff threshold	V_{IN} voltage falling	2.35	2.45	2.6	V
V_{EN-ON}	Enable turnon threshold	EN voltage rising	1.163	1.212	1.262	V
V_{EN-OFF}	Enable turnoff threshold	EN voltage falling	1.109	1.144	1.178	V
V_{EN-HYS}	Enable hysteresis			68		mV
V_{EN-SD}	EN shutdown threshold	EN voltage falling	0.3	0.6		V
R_{HYS}	HYS on-resistance	$V_{EN} = 1\text{ V}$		80	200	Ω
I_{HYS}	HYS off-state leakage current	$V_{EN} = 1.5\text{ V}$, $V_{HYS} = 5.5\text{ V}$		10	100	nA
SOFT-START						
I_{SS}	Soft-start charging current	$V_{SS} = 1\text{ V}$		10		μA
T_{SS-INT}	Soft-start rise time	SS floating		900		μs
THERMAL SHUTDOWN						
T_{J-SD}	Thermal shutdown threshold			170		$^\circ\text{C}$
$T_{J-SD-HYS}$	Thermal shutdown hysteresis			10		$^\circ\text{C}$

- (1) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) The junction temperature (T_J in $^\circ\text{C}$) is calculated from the ambient temperature (T_A in $^\circ\text{C}$) and power dissipation (P_D in Watts) as follows: $T_J = T_A + (P_D \times R_{\theta JA})$ where $R_{\theta JA}$ (in $^\circ\text{C}/\text{W}$) is the package thermal impedance provided in [セクション 6.4](#).

6.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted).


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T_{ON-MIN}	Minimum controllable PWM on-time			180		ns
T_{ON1}	PWM on-time	16 k Ω from RT to GND		250		ns
T_{ON2}	PWM on-time	75 k Ω from RT to GND		1000		ns


LM5165-Q1

JAJSFH4C – MARCH 2016 – REVISED DECEMBER 2022


6.7 Typical Characteristics

Unless otherwise specified, $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$. Please refer to [Typical Applications](#) for circuit designs.







6-7. High-Side MOSFET On-State Resistance vs Input Voltage




6-8. Low-Side MOSFET On-State Resistance vs Input Voltage




6-9. Enable Threshold Voltage vs Temperature




6-10. Feedback Comparator Voltage vs Temperature




6-11. VOUT Regulation Thresholds vs Temperature




6-12. VOUT Regulation Thresholds vs Temperature




6-13. PGOOD Thresholds vs Temperature




6-14. Peak Current Limits vs Temperature




6-15. Peak Current Limits vs Input Voltage




6-16. PGOOD and HYS Pulldown $R_{DS(on)}$ vs Temperature




6-17. COT One-Shot Timer T_{ON} vs Input Voltage




6-18. Internal V_{IN} UVLO Voltage vs Temperature




6-19. VIN Sleep and Shutdown Supply Current vs Temperature




6-20. VIN Sleep and Shutdown Supply Current vs Input Voltage




6-21. VIN Active Mode Supply Current vs Temperature




6-22. VIN Active Mode Supply Current vs Input Voltage



6-23. Full Load Switching Waveforms, COT




6-24. No Load Switching Waveforms, COT




5-V, 150-mA Design

6-25. Full Load Start-Up, COT




5-V, 150-mA Design

6-26. Short Circuit, COT




5-V, 25-mA Design

6-27. Full Load Switching Waveforms, PFM




5-V, 25-mA Design

6-28. No Load Switching Waveforms, PFM



5-V, 25-mA Design

6-29. Full Load Start-Up, PFM



5-V, 25-mA Design

6-30. Short Circuit, PFM


7 Detailed Description

7.1 Overview

The LM5165-Q1 converter is an easy-to-use synchronous buck DC-DC regulator that operates from a 3-V to 65-V supply voltage. The device is intended for step-down conversions from 3.3-V, 5-V, 12-V, 24-V, and 48-V unregulated, semi-regulated and fully-regulated supply rails. With integrated high-side and low-side power MOSFETs, the LM5165-Q1 delivers up to 150-mA DC load current with high efficiency and ultra-low input quiescent current in a very small solution size. Designed for simple implementation, a choice of operating modes offers flexibility to optimize its usage according to the target application. In constant on-time (COT) mode of operation, ideal for low-noise, high current, fast load transient requirements, the device operates with predictive on-time switching pulse. A quasi-fixed switching frequency over the input voltage range is achieved by using an input voltage feedforward to set the on-time. Alternatively, pulse frequency modulation (PFM) mode, complemented by an adjustable peak current limit, achieves exceptional light-load efficiency performance. Control loop compensation is not required with either operating mode, reducing design time and external component count.

The LM5165-Q1 incorporates other features for comprehensive system requirements, including an open-drain Power Good circuit for power-rail sequencing and fault reporting, internally-fixed or externally-adjustable soft-start, monotonic start-up into prebiased loads, precision enable with customizable hysteresis for programmable line undervoltage lockout (UVLO), adjustable cycle-by-cycle current limit for optimal inductor sizing, and thermal shutdown with automatic recovery. These features enable a flexible and easy-to-use platform for a wide range of applications. The pin arrangement is designed for simple [Layout](#), requiring only a few external components.

7.2 Functional Block Diagram




7.3 Feature Description

7.3.1 Integrated Power MOSFETs


The LM5165-Q1 is a step-down buck converter with integrated high-side PMOS buck switch and low-side NMOS synchronous switch. During the high-side MOSFET on-time, the SW voltage V_{SW} swings up to approximately V_{IN} , and the inductor current increases with slope $(V_{IN} - V_{OUT})/L_F$. When the high-side MOSFET is turned off by the control logic, the low-side MOSFET turns on after an adaptive deadtime. Inductor current flows through the low-side MOSFET with slope $-V_{OUT}/L_F$. Duty cycle D is defined as T_{ON}/T_{SW} , where T_{ON} is the high-side MOSFET conduction time and T_{SW} is the switching period.

7.3.2 Selectable PFM or COT Mode Converter Operation

☒ 7-1 and ☒ 7-2 show converter schematics for PFM and COT modes of operation.



☒ 7-1. PFM Mode Converter Schematics: (a) Fixed Output Voltage of 5 V or 3.3 V, (b) Adjustable Output Voltage With Programmable Soft Start, Current Limit, and UVLO



☒ 7-2. COT Mode Converter Schematics: (a) Fixed Output Voltage of 5 V or 3.3 V, (b) Adjustable Output Voltage With Programmable Soft Start, Current Limit, and UVLO

The LM5165-Q1 operates in PFM mode when RT is shorted to GND. Configured as such, the LM5165-Q1 behaves as a hysteretic voltage regulator operating in boundary conduction mode, controlling the output voltage within upper and lower hysteresis levels according to the PFM feedback comparator hysteresis of 10 mV. ☒ 7-3 is a representation of the relevant output voltage and inductor current waveforms. The LM5165-Q1 provides the required switching pulses to recharge the output capacitor, followed by a sleep period where most of the internal circuits are shut off. The load current is supported by the output capacitor during this time, and the LM5165-Q1 current consumption approaches the sleep quiescent current of 10.5 μ A. The sleep period duration depends on load current and output capacitance.




Figure 7-3. PFM Mode SW Node Voltage, Feedback Voltage, and Inductor Current Waveforms

When operating in PFM mode at given input and output voltages, the chosen filter inductance dictates the PFM pulse frequency in 式 1:

$$F_{SW(PFM)} = \frac{V_{OUT}}{L_F \cdot I_{PK(PFM)}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (1)$$

where

- $I_{PK(PFM)}$ corresponds to one of the four programmable levels for peak limit of inductor current. See [Adjustable Current Limit](#) for more detail.

Configured in COT mode, the LM5165-Q1 based converter turns on the high-side MOSFET with on-time inversely proportional to V_{IN} to operate with essentially fixed switching frequency when in continuous conduction mode (CCM). Diode emulation mode (DEM) prevents negative inductor current, and pulse skipping maintains highest efficiency at light load currents by decreasing the effective switching frequency. The COT-controlled LM5165-Q1 waveforms in CCM and DEM are represented in Figure 7-4. The PWM on-time is set by resistor R_{RT} connected from RT to GND as shown in Figure 7-2. The control loop maintains a constant output voltage by adjusting the PWM off-time.




图 7-4. COT Mode SW Node Voltage, Feedback Voltage, and Inductor Current Waveforms

The required on-time adjust resistance for a particular frequency is given in 式 2 and tabulated in 表 7-1. The maximum programmable on-time is 15 μ s.

$$R_{RT} [\text{k}\Omega] = \frac{V_{OUT} [\text{V}]}{F_{SW} [\text{kHz}]} \cdot \frac{10^4}{1.75} \quad (2)$$

表 7-1. On-Time Adjust Resistance (E96 EIA Values) for Various Switching Frequencies and Output Voltages

F _{SW} (kHz)	R _{RT} (k Ω)			
	V _{OUT} = 1.8 V	V _{OUT} = 3.3 V	V _{OUT} = 5 V	V _{OUT} = 12 V
100	102	187	287	681
200	51.1	95.3	143	240
300	34	63.4	95.3	226
400	25.5	47.5	71.5	169
500	20.5	37.4	57.6	137
600	16.9	31.6	47.5	115

The choice of control mode and switching frequency requires a compromise between conversion efficiency, quiescent current, and passive component size. Lower switching frequency implies reduced switching losses (including gate charge losses, transition losses, and so forth) and higher overall efficiency. Higher switching frequency, on the other hand, implies a smaller LC output filter and hence a more compact design. Lower inductance also helps transient response as the large-signal slew rate of inductor current increases. The ideal switching frequency in a given application is a tradeoff and thus is determined on a case-by-case basis. It relates to the input voltage, output voltage, most frequent load current level(s), external component choices, and circuit size requirement. At light loads, the PFM converter has a relatively longer sleep time interval and thus operates with lower input quiescent current and higher efficiency.

7.3.3 COT Mode Light-Load Operation

Diode emulation mode (DEM) operation occurs when the low-side MOSFET switches off as inductor valley current reaches zero. Here, the load current is less than half of the peak-to-peak inductor current ripple in CCM. Turning off the low-side MOSFET at zero current reduces switching loss, and preventing negative current conduction reduces conduction loss. Power conversion efficiency is thus higher in a DEM converter than an equivalent forced-PWM CCM converter. With DEM operation, the duration that both power MOSFETs remain off progressively increases as load current decreases.

7.3.4 Low Dropout Operation and 100% Duty Cycle Mode

If R_{DSON1} and R_{DSON2} are the high-side and low-side MOSFET on-state resistances, respectively, and R_{DCR} is the inductor DC resistance, the duty cycle in COT (CCM) or PFM mode is given by 式 3.

$$D = \frac{V_{\text{OUT}} + (R_{\text{DSON2}} + R_{\text{DCR}}) \cdot I_{\text{OUT}}}{V_{\text{IN}} - (R_{\text{DSON1}} - R_{\text{DSON2}}) \cdot I_{\text{OUT}}} \approx \frac{V_{\text{OUT}}}{V_{\text{IN}}} \quad (3)$$

The LM5165-Q1 offers a low input voltage to output voltage dropout by engaging the high-side MOSFET at 100% duty cycle. In COT mode, a frequency foldback feature effectively extends maximum duty cycle to 100% during low dropout conditions or load-on transients. Based on the 4-mV FB comparator dropout hysteresis, the duty cycle extends as needed at low input voltage conditions, corresponding to lower switching frequency. The PWM on-time extends based on the requirement that the FB voltage exceeds the dropout hysteresis during a given on-time. 100% duty cycle operation is eventually reached as the input voltage decreases towards the output setpoint. The output voltage stays in regulation at a lower supply voltage, thus achieving an extremely low dropout voltage.

Note that PFM mode operation provides an inherently natural transition to 100% duty cycle if needed for low dropout applications.

Use 式 4 to calculate the minimum input voltage to maintain output regulation.

$$V_{\text{IN}(\text{min})} = V_{\text{OUT}} + I_{\text{OUT}} \cdot (R_{\text{DSON1}} + R_{\text{DCR}}) \quad (4)$$

7.3.5 Adjustable Output Voltage (FB)

Three voltage feedback options are available: the fixed 3.3-V and 5-V versions include internal feedback resistors that sense the output directly through the VOUT pin; the adjustable voltage option senses the output through an external resistor divider connected from the output to the FB pin.

The LM5165-Q1 voltage regulation loop regulates the output voltage by maintaining the FB voltage equal to the internal reference voltage, V_{REF1} . A resistor divider programs the ratio from output voltage V_{OUT} to FB. For a target V_{OUT} setpoint, calculate R_{FB2} based on the selected R_{FB1} using 式 5.

$$R_{\text{FB2}} = \frac{1.223\text{V}}{V_{\text{OUT}} - 1.223\text{V}} \cdot R_{\text{FB1}} \quad (5)$$

Selecting R_{FB1} of 100 k Ω is recommended for most applications. A larger R_{FB1} consumes less DC current, mandatory if light-load efficiency is critical. High feedback resistances generally require more careful feedback path PCB layout. It is important to route the feedback trace away from the noisy area of the PCB. For more layout recommendations, see [Layout](#).

7.3.6 Adjustable Current Limit

The LM5165-Q1 manages overcurrent conditions by cycle-by-cycle current limiting of the peak inductor current. The current sensed in the high-side MOSFET is compared every switching cycle to the current limit threshold set by the ILIM pin. Current is sensed after a leading-edge blanking time following the high-side MOSFET turnon transition. The propagation delay of current limit comparator is 100 ns.

Four programmable peak current levels are available: 60 mA, 120 mA, 180 mA and 240 mA, corresponding to resistors of 100 k Ω , 56.2 k Ω , 24.9 k Ω and 0 Ω connected at the ILIM pin, respectively. In turn, 25-mA, 50-mA, 75-mA, and 100-mA output current levels in boundary conduction mode PFM operation are possible, respectively.

Note that in PFM mode, the inductor current ramps from zero to the chosen peak threshold every switching cycle. Consequently, the maximum output current is equal to half the peak inductor current. Meanwhile, the corresponding output current capability in COT mode is higher as the ripple current is determined by the input and output voltage and the chosen inductance.

7.3.7 Precision Enable (EN) and Hysteresis (HYS)

The precision EN input supports adjustable input undervoltage lockout (UVLO) with hysteresis programmed independently through the HYS pin for application specific power-up and power-down requirements. EN connects to a comparator-based input referenced to a 1.212-V bandgap voltage with 68-mV hysteresis. An external logic signal can be used to drive the EN input to toggle the output on and off and for system sequencing or protection. The simplest way to enable the LM5165 operation is to connect EN directly to V_{IN}. This allows the LM5165-Q1 to start up when V_{IN} is within its valid operating range. However, many applications benefit from using a resistor divider R_{UV1} and R_{UV2} as shown in [Figure 7-5](#) to establish a precision UVLO level. In tandem with the EN setting, use HYS to increase the voltage hysteresis as needed.




Figure 7-5. Programmable Input Voltage UVLO With (a) Fixed Hysteresis, (b) Adjustable Hysteresis

Use [Equation 6](#) and [Equation 7](#) to calculate the input UVLO voltages turnon and turnoff voltages, respectively.

$$V_{IN(on)} = 1.212V \cdot \left(1 + \frac{R_{UV1}}{R_{UV2}} \right) \quad (6)$$

$$V_{IN(off)} = 1.144V \cdot \left(1 + \frac{R_{UV1}}{R_{UV2} + R_{HYS}} \right) \quad (7)$$

There is also a low I_Q shutdown mode when EN is pulled below a base-emitter voltage drop (approximately 0.6 V at room temperature). If EN is below this hard shutdown threshold, the internal LDO regulator powers off and the internal bias supply rail collapses, shutting down the bias currents of the LM5165-Q1. The LM5165-Q1 operates in standby mode when the EN voltage is between the hard shutdown and precision enable thresholds.

7.3.8 Power Good (PGOOD)

The LM5165-Q1 provides a PGOOD flag pin to indicate when the output voltage is within the regulation level. Use the PGOOD signal for start-up sequencing of downstream converters, as shown in [Figure 7-6](#), or for fault protection and output monitoring. PGOOD is an open-drain output that requires a pullup resistor to a DC supply

not greater than 12 V. Typical range of pullup resistance is 10 kΩ to 100 kΩ. If necessary, use a resistor divider to decrease the voltage from a higher voltage pullup rail.




FIG 7-6. Commander-Responder Sequencing Implementation Using PGOOD and EN

When the FB voltage exceeds 94% of the internal reference V_{REF1} , the internal PGOOD switch turns off and PGOOD can be pulled high by the external pullup. If the FB voltage falls below 87% of V_{REF1} , the internal PGOOD switch turns on, and PGOOD is pulled low to indicate that the output voltage is out of regulation. The rising edge of PGOOD has a built-in deglitch delay of 5 μ s.

7.3.9 Configurable Soft Start (SS)

The LM5165-Q1 has a flexible and easy-to-use soft-start control pin, SS. The soft-start feature prevents inrush current impacting the LM5165-Q1 and the input supply when power is first applied. Soft start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. Selectable and adjustable start-up timing options include minimum delay (no soft-start), 900- μ s internally fixed soft start, and an externally programmable soft start.

The simplest way to use the LM5165-Q1 is to leave the SS pin open. The LM5165-Q1 employs the internal soft-start control ramp and starts up to the regulated output voltage in 900 μ s. In applications with a large amount of output capacitance, higher V_{OUT} , or other special requirements, extend the soft-start time by connecting an external capacitor C_{SS} from SS to GND. Longer soft-start time further reduces the supply current needed to charge the output capacitors and supply any output loading. An internal current source I_{SS} of 10 μ A charges C_{SS} and generates a ramp to control the ramp rate of the output voltage. Use 式 8 to calculate the C_{SS} capacitance for a desired soft-start time t_{SS} .

$$C_{SS} [\text{nF}] = 8.1 \cdot t_{SS} [\text{ms}] \quad (8)$$

C_{SS} is discharged by an internal FET when V_{OUT} is shutdown by EN, UVLO, or thermal shutdown.

It is desirable in some applications for the output voltage to reach its nominal setpoint in the shortest possible time. Connecting a 100-k Ω resistor from SS to GND disables the soft-start circuit, and the LM5165-Q1 operates in current limit during start-up to rapidly charge the output capacitance.

As negative inductor current is prevented, the LM5165-Q1 is capable of start-up into prebiased output conditions. With a prebiased output voltage, the LM5165-Q1 waits until the soft-start ramp allows regulation above the prebiased voltage and then follows the soft-start ramp to the regulation setpoint.

7.3.10 Thermal Shutdown

Thermal shutdown is an integrated self-protection to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 170°C to prevent

further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the LM5165-Q1 restarts when the junction temperature falls to 160°C.

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The EN pin provides ON and OFF control for the LM5165-Q1. When V_{EN} is below approximately 0.6 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 4.6 μ A at $V_{IN} = 12$ V. The LM5165-Q1 also employs internal bias rail undervoltage protection. If the internal bias supply voltage is below its UV threshold, the regulator remains off.

7.4.2 Standby Mode

The internal bias rail LDO has a lower enable threshold than the regulator itself. When V_{EN} is above 0.6 V and below the precision enable threshold (1.212 V typically), the internal LDO is on and regulating. The precision enable circuitry is turned on once the internal V_{CC} is above its UV threshold. The switching action and voltage regulation are not enabled until V_{EN} rises above the precision enable threshold.

7.4.3 Active Mode in COT

The LM5165-Q1 is in active mode when V_{EN} is above the precision enable threshold and the internal bias rail is above its UV threshold. In COT active mode, the LM5165-Q1 is in one of three modes depending on the load current:

1. CCM with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple;
2. Pulse skipping and diode emulation mode (DEM) when the load current is less than half of the peak-to-peak inductor current ripple in CCM operation. Refer to [COT More Light-Load Operation](#) for more detail;
3. Frequency foldback mode to maintain output regulation at low dropout and for improved load-on transient response. Refer to [Low Dropout Operation and 100% Duty Cycle Mode](#) for more detail.

7.4.4 Active Mode in PFM

Similarly, the LM5165-Q1 is in PFM active mode when V_{EN} and the internal bias rail are above the relevant thresholds, FB has fallen below the lower hysteresis level (V_{REF1}), and boundary conduction mode is recharging the output capacitor to the upper hysteresis level (V_{REF2}). There is a 4- μ s wake-up delay from sleep to active states.

7.4.5 Sleep Mode in PFM

The LM5165-Q1 is in PFM sleep mode when V_{EN} and the internal bias rail are above the relevant threshold levels, V_{FB} has exceeded the upper hysteresis level (V_{REF2}), and the output capacitor is sourcing the load current. In PFM sleep mode, the LM5165-Q1 operates with very low quiescent current.

8 Applications and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The LM5165-Q1 only requires a few external components to convert from a wide range of supply voltages to a fixed output voltage. To expedite and streamline the process of designing of a LM5165-Q1-based converter, a comprehensive LM5165-Q1 [Quick-start design tool](#) is available for download to assist the designer with component selection for a given application. WEBENCH online software is also available to generate complete designs, leveraging iterative design procedures and access to comprehensive component databases. The following sections discuss the design procedure for both COT and PFM modes using specific circuit design examples.

As mentioned previously, the LM5165-Q1 also integrates several optional features to meet system design requirements, including precision enable, UVLO, programmable soft start, programmable switching frequency in COT mode, adjustable current limit, and PGOOD indicator. Each application incorporates these features as needed for a more comprehensive design. The application circuits detailed below show LM5165-Q1 configuration options suitable for several application use cases. Refer to the [LM5165EVM-HD-C50X](#) and [LM5165EVM-HD-P50A](#) EVM user's guides for more detail.

8.2 Typical Applications

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation and test results of an LM5165-powered implementation, refer to [Field Transmitter with Bluetooth® Low Energy Connectivity Powered from 4 to 20-mA Current Loop](#) reference design.

8.2.1 Design 1: Wide V_{IN} , Low I_Q COT Converter Rated at 5 V, 150 mA

The schematic diagram of a 5-V, 150-mA COT converter is given in [Figure 8-1](#).




Figure 8-1. Schematic for Design 1 With $V_{IN(nom)} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT(max)} = 150\text{ mA}$, $F_{SW(nom)} = 220\text{ kHz}$

8.2.1.1 Design Requirements

The target full-load efficiency is 91% based on a nominal input voltage of 12 V and an output voltage of 5 V. The required input voltage range is 5 V to 65 V. The LM5165X-Q1 is chosen to deliver a fixed 5-V output voltage. The switching frequency is set by resistor R_{RT} at 220 kHz. The output voltage soft-start time is 6 ms. The required components are listed in [Table 8-1](#).

表 8-1. List of Components for Design 1

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C _{IN}	1	1 μF, 100 V, X7R, 1206 ceramic	TDK	C3216X7R2A105K160AA
C _{OUT}	1	22 μF, 10 V, X7R, 1206 ceramic	Murata	GRM31CR71A226KE15L
L _F	1	220 μH ±20%, 0.29 A, 0.92 Ω typ DCR, 5.8 x 5.8 x 2.8 mm	Würth Elektronik	WE-TPC 5828 744053221
		220 μH ±30%, 0.3 A, 1.25 Ω max DCR, 5.8 x 5.8 x 3.0 mm	Bourns	SRR5028-221Y
R _{ESR}	1	1.5 Ω, 5%, 0402	Std	Std
R _{RT}	1	133 kΩ, 1%, 0402	Std	Std
C _{SS}	1	47 nF, 10 V, X7R, 0402 ceramic	Std	Std
U ₁	1	LM5165X-Q1 Synchronous Buck Converter, VSON-10, 5V Fixed	TI	LM5165XQDRCRQ1

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5165-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.1.2.2 Switching Frequency – R_T

As mentioned, the switching frequency of a COT-configured LM5165-Q1 is set by the on-time programming resistor at the RT pin. As shown by [式 2](#), a standard 1% resistor of 133 kΩ gives a switching frequency of 230 kHz.

Note that at very low duty cycles, the minimum controllable on-time of the high-side MOSFET, $T_{ON(min)}$, of 180 ns may affect choice of switching frequency. In CCM, $T_{ON(min)}$ limits the voltage conversion step-down ratio for a given switching frequency. The minimum controllable duty cycle is given by [式 9](#):

$$D_{MIN} = T_{ON(min)} \cdot F_{SW} \quad (9)$$

Given a fixed $T_{ON(min)}$, it follows that higher switching frequency implies a larger minimum controllable duty cycle. Ultimately, the choice of switching frequency for a given output voltage affects the available input voltage range, solution size and efficiency. The maximum supply voltage for a given $T_{ON(min)}$ before switching frequency reduction occurs is given by [式 10](#).

$$V_{IN(max)} = \frac{V_{OUT}}{T_{ON(min)} \cdot F_{SW}} \quad (10)$$

8.2.1.2.3 Filter Inductor – L_F

Added additional statement to inductor selection in applications section.

The inductor ripple current (assuming CCM operation) and peak inductor current are given respectively by [式 11](#) and [式 12](#).

$$\Delta I_L = \frac{V_{OUT}}{F_{SW} \cdot L_F} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (11)$$

$$I_{L(\text{peak})} = I_{OUT(\text{max})} + \frac{\Delta I_L}{2} \quad (12)$$

For most applications, choose an inductance such that the inductor ripple current, ΔI_L , is between 30% and 50% of the rated load current at nominal input voltage. Calculate the inductance using 式 13.

$$L_F = \frac{V_{OUT}}{F_{SW} \cdot \Delta I_{L(\text{nom})}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN(\text{nom})}} \right) \quad (13)$$

Choosing a 220- μH inductor in this design results in 55-mA peak-to-peak ripple current at nominal input voltage of 12 V, equivalent to 37% of the 150-mA rated load current. The peak inductor current at maximum input voltage of 65 V is 195 mA, sufficiently below the LM5165-Q1 peak current limit of 240 mA.

The inductors selected for the following designs were meant for nominal operating conditions, and component behavior can deviate from expected results in situations like over current. Check the inductor data sheet to ensure that the inductor saturation current is well above the current limit setting of a particular design. Ferrite designs have low core loss and are preferred at high switching frequencies, so design goals can then concentrate on copper loss and preventing saturation. However, ferrite core materials exhibit a hard saturation characteristic – the inductance collapses abruptly when the saturation current is exceeded. This results in an abrupt increase in inductor ripple current, higher output voltage ripple, not to mention reduced efficiency and compromised reliability. Note that inductor saturation current generally decreases as the core temperature increases.

8.2.1.2.4 Output Capacitors – C_{OUT}

Select the output capacitor to limit the capacitive voltage ripple at the converter output. This is the sinusoidal ripple voltage that arises from the triangular ripple current flowing in the capacitor. Select an output capacitance using 式 14 to limit the voltage ripple component to 0.5% of the output voltage.

$$C_{OUT} \geq \frac{\Delta I_{L(\text{nom})} \cdot 100}{F_{SW} \cdot V_{OUT}} \quad (14)$$

Substituting $\Delta I_{L(\text{nom})}$ of 55 mA gives C_{OUT} greater than 5 μF . Mindful of the voltage coefficient of ceramic capacitors, select a 22- μF , 10-V capacitor with X7R dielectric in 1206 footprint.

8.2.1.2.5 Series Ripple Resistor – R_{ESR}

Select a series resistor such that sufficient ripple in phase with the SW node voltage appears at the feedback node, FB. Use 式 15 to calculate the required ripple resistance, designated R_{ESR} .

$$R_{ESR} \geq \frac{20\text{mV} \cdot V_{OUT}}{V_{REF} \cdot \Delta I_{L(\text{nom})}} \quad (15)$$

With V_{OUT} of 5 V, V_{REF} of 1.223 V, and $\Delta I_{L(\text{nom})}$ of 55 mA at the nominal input voltage of 12 V, the required R_{ESR} is 1.5 Ω . Calculate the total output voltage ripple in CCM using 式 16.

$$\Delta V_{OUT} = \Delta I_L \cdot \sqrt{R_{ESR}^2 + \left(\frac{1}{8 \cdot F_{SW} \cdot C_{OUT}} \right)^2} \quad (16)$$

8.2.1.2.6 Input Capacitor – C_{IN}

An input capacitor is necessary to limit the input ripple voltage while providing switching-frequency AC current to the buck power stage. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the VIN and GND pins of the LM5165-Q1. The input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. It follows that the resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, the peak-to-peak ripple voltage amplitude is given by 式 17.

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR} \quad (17)$$

The input capacitance required for a particular load current, based on an input voltage ripple specification of ΔV_{IN} , is given by 式 18.

$$C_{IN} \geq \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot (\Delta V_{IN} - I_{OUT} \cdot R_{ESR})} \quad (18)$$







The recommended high-frequency capacitance is 1 μ F or higher and must be a high-quality ceramic type X5R or X7R with sufficient voltage rating. Based on the voltage coefficient of ceramic capacitors, choose a voltage rating of twice the maximum input voltage. Additionally, some bulk capacitance is required if the LM5165-Q1 circuit is not located within approximately 5 cm from the input voltage source. This capacitor provides damping to the resonance associated with parasitic inductance of the supply lines and high-Q ceramics.


8.2.1.2.7 Soft-Start Capacitor – C_{SS}

Connect an external soft-start capacitor for a specific soft-start time. In this example, select a soft-start capacitance of 47 nF based on 式 8 to achieve a soft-start time of 6 ms.


8.2.1.3 Application Curves

Unless otherwise stated, application performance curves were taken at $T_A = 25^\circ\text{C}$.







8-8. Startup, Full Load




8-9. Enable ON and OFF




8-10. Dropout Performance, 75-mA Resistive Load



8-11. Dropout Performance, 150-mA Resistive Load



8-12. Load Transient, 50 mA to 150 mA, 1 A/µs



8-13. Input Transient (Automotive Cold Crank Profile)

8.2.2 Design 2: Small Solution Size PFM Converter Rated at 3.3 V, 50 mA

The schematic diagram of a 3.3-V, 50-mA PFM converter with minimum component count is given in [8-14](#).




图 8-14. Schematic for Design 2 With $V_{IN(nom)} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT(max)} = 50\text{ mA}$, $F_{SW(nom)} = 350\text{ kHz}$

8.2.2.1 Design Requirements

The target full-load efficiency of this design is 88% based on a nominal input voltage of 12 V and an output voltage of 3.3 V. The required total input voltage range is 3.5 V to 65 V. The LM5165-Q1 has an internally-set soft-start time of 900 µs and an adjustable peak current limit threshold. The BOM is listed in 表 8-2.

表 8-2. List of Components for Design 2

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C _{IN}	1	1 µF, 100 V, X7S, 0805 ceramic	TDK	C2012X7S2A474M125AE
C _{OUT}	1	10 µF, 6.3 V, X7R, 0805 ceramic	Taiyo Yuden Murata	JMK212AB7106KG-T GRM21BR70J106KE76K
L _F	1	47 µH ±20%, 0.56 A, 650 mΩ maximum DCR, 3.9 × 3.9 × 1.7 mm 47 µH ±20%, 0.7 A, 620 mΩ typical DCR, 4.0 × 4.0 × 1.8 mm 47 µH ±20%, 0.57 A, 650 mΩ typical DCR, 4.0 × 4.0 × 1.8 mm	Coilcraft Würth Taiyo Yuden	LPS4018-473MRC 74404042470 NR4018T470M
R _{ILIM}	1	56.2 kΩ, 1%, 0402	Std	Std
U ₁	1	LM5165Y-Q1 Synchronous Buck Converter, VSON-10, 3.3-V Fixed	TI	LM5165YQDRCRQ1

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Peak Current Limit Setting – R_{ILIM}

Install a 56.2-kΩ resistor from ILIM to GND to select a 120-mA peak current limit threshold setting to meet the rated output current of 50 mA.

8.2.2.2.2 Switching Frequency – L_F

Tie RT to GND to select PFM mode of operation. The inductor, input voltage, output voltage, and peak current determine the pulse switching frequency of a PFM-configured LM5165-Q1. For a given input voltage, output voltage and peak current, the inductance of L_F sets the switching frequency when the output is in regulation. Use 式 19 to select an inductance of 47 µH based on the target PFM converter switching frequency of 350 kHz at 12-V input.

$$L_F = \frac{V_{OUT}}{F_{SW(PFM)} \cdot I_{PK(PFM)}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (19)$$

I_{PK(PFM)} in this example is the peak current limit setting of 120 mA plus an additional 10% margin added to include the effect of the 100-ns peak current comparator delay. An additional constraint on the inductance is the 180-ns minimum on-time of the high-side MOSFET. Therefore, to keep the inductor current well controlled, choose an inductance that is larger than L_{F(min)} using 式 20 where V_{IN(max)} is the maximum input supply voltage for the application, t_{ON(min)} is 180 ns, and I_{L(max)} is the maximum allowed peak inductor current.

$$L_{F(\min)} = \frac{V_{IN(\max)} \cdot t_{ON(\min)}}{I_{L(\max)}} \quad (20)$$

Choose an inductor with saturation current rating above the peak current limit setting, and allow for derating of the saturation current at the highest expected operating temperature.

8.2.2.2.3 Output Capacitor – C_{OUT}

The output capacitor, C_{OUT}, filters the inductor ripple current and stores energy to meet the load current requirement when the LM5165-Q1 is in sleep mode. The output ripple has a base component of amplitude V_{OUT}/123 related to the 10-mV typical feedback comparator hysteresis in PFM. The wakeup time from sleep to active mode adds a ripple voltage component that is a function of the output current. Approximate the total output ripple by 式 21.

$$\Delta V_{OUT} = \frac{I_{OUT} \cdot 4\mu s}{C_{OUT}} + \frac{V_{OUT}}{123} \quad (21)$$

Also, the output capacitance must be large enough to accept the energy stored in the inductor without a large deviation in output voltage. Setting this voltage change equal to 0.5% of the output voltage results in:

$$C_{OUT} \geq 100 \cdot L_F \cdot \left(\frac{I_{PK(PFM)}}{V_{OUT}} \right)^2 \quad (22)$$


In general, select the capacitance of C_{OUT} to limit the output voltage ripple at full load current, ensuring that it is rated for worst-case RMS ripple current given by I_{RMS} = I_{PK(PFM)}/2. In this design example, choose a 10-μF, 6.3-V ceramic output capacitor with X7R dielectric and 0805 footprint.

8.2.2.2.4 Input Capacitor – C_{IN}


The input capacitor, C_{IN}, filters the high-side MOSFET triangular current waveform, see 图 8-36. To prevent large ripple voltage, use a low-ESR ceramic input capacitor sized for the worst-case RMS ripple current given by I_{RMS} = I_{OUT}/2. In this design example, choose a 1-μF, 100-V ceramic input capacitor with X7S dielectric and 0805 footprint.

For technical solutions, industry trends, and insights for designing and managing power supplies, please refer to TI's [Power House](#) blog series.


8.2.2.3 Application Curves




8-15. Efficiency




8-16. SW Node and Output Ripple Voltage, Full Load




8-17. Start-Up, Full Load



8-18. Enable ON and OFF



8-19. Load Transient, 0 mA to 50 mA, 1 A/μs



8-20. Input Voltage Transient (Automotive Cold Crank Profile)

8.2.3 Design 3: High Density 12-V, 75-mA PFM Converter

The schematic diagram of 12-V, 75-mA PFM converter is given in 8-21.




图 8-21. Schematic for Design 3 With $V_{IN(nom)} = 24\text{ V}$, $V_{OUT} = 12\text{ V}$, $I_{OUT(max)} = 75\text{ mA}$, $F_{SW(nom)} = 500\text{ kHz}$

8.2.3.1 Design Requirements

The full-load efficiency specification is 92% based on a nominal input voltage of 24 V and an output voltage of 12 V. The total input voltage range is 18 V to 65 V, with UVLO turnon and turnoff at 16 V and 14.5 V, respectively. The output voltage setpoint is established by feedback resistors, R_{FB1} and R_{FB2} . The switching frequency is set by inductor L_F at 500 kHz at nominal input voltage. The required components are listed in 表 8-3.

表 8-3. List of Components for Design 3

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C _{IN}	1	1 μF, 100 V, X7S, 0805 ceramic	Murata	GRJ21BC72A105KE11L
		1 μF, 100 V, X7S, 0805 ceramic, AEC-Q200	TDK	CGA4J3X7S2A105K125AE
C _{OUT}	1	10 μF, 16 V, X7R, 0805 ceramic	Taiyo Yuden	EMK212BB7106MG-T
		10 μF, 16 V, X7R, 0805 ceramic, AEC-Q200	TDK	CGA4J1X7S1C106K125AC
L _F	1	47 μH ±20%, 0.56 A, 650 mΩ maximum DCR, 3.9 × 3.9 × 1.7 mm AEC-Q200	Coilcraft	LPS4018-473MRC
R _{ILIM}	1	24.9 kΩ, 1%, 0402	Std	Std
R _{FB1}	1	1 MΩ, 1%, 0402	Std	Std
R _{FB2}	1	113 kΩ, 1%, 0402	Std	Std
R _{UV1}	1	10 MΩ, 1%, 0603	Std	Std
R _{UV2}	1	825 kΩ, 1%, 0402	Std	Std
R _{HYS}	1	37.4 kΩ, 1%, 0402	Std	Std
C _{SS}	1	22 nF, 10 V, X7R, 0402	Std	Std
U ₁	1	LM5165-Q1 Synchronous Buck Converter, VSON-10, 3 mm × 3 mm	TI	LM5165QDRCRQ1

8.2.3.2 Detailed Design Procedure

The component selection procedure for this PFM design is quite similar to that of Design 2, see 图 8-14.

8.2.3.2.1 Peak Current Limit Setting – R_{ILIM}

Install a 24.9-kΩ resistor from ILIM to GND to select the 180-mA peak current limit setting for a rated output current of 75 mA.

8.2.3.2.2 Switching Frequency – L_F

Tie RT to GND to select PFM mode of operation. Set the switching frequency by the filter inductance, L_F . Calculate an inductance of 47 μH based on the target PFM converter switching frequency of 500 kHz at 24-V input using 式 19. Use a peak current limit setting, $I_{PK(PFM)}$, of 180 mA plus an additional 50% margin in this high-frequency design to include the effect of the 100-ns current limit comparator delay. Choose an inductor with

saturation current rating well above the peak current limit setting, and allow for derating of the saturation current at the highest expected operating temperature.

8.2.3.2.3 Input and Output Capacitors – C_{IN}, C_{OUT}

Choose a 1-μF, 100-V ceramic input capacitor with 0805 footprint. Such a capacitor is typically available in X5R or X7S dielectric. Based on 式 22, select a 10-μF, 16-V ceramic output capacitor with X7R dielectric and 0805 footprint.

8.2.3.2.4 Feedback Resistors – R_{FB1}, R_{FB2}

The output voltage of the LM5165-Q1 is externally adjustable using a resistor divider network. The divider network comprises the upper feedback resistor R_{FB1} and lower feedback resistor R_{FB2}. Select R_{FB1} of 1 MΩ to minimize quiescent current and improve light-load efficiency in this application. With the desired output voltage setpoint of 12 V and V_{FB} = 1.223 V, calculate the resistance of R_{FB2} using 式 5 as 113.5 kΩ. Choose the closest available standard value of 113 kΩ for R_{FB2}. Please refer to [Adjustable Output Voltage \(FB\)](#) for more detail.

8.2.3.2.5 Undervoltage Lockout Setpoint – R_{UV1}, R_{UV2}, R_{HYS}

Adjust the undervoltage lockout (UVLO) using an externally-connected resistor divider network of R_{UV1}, R_{UV2}, and R_{HYS}. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. The EN rising threshold for the LM5165-Q1 is 1.212 V.

Rearranging 式 6 and 式 7, the expressions to calculate R_{UV2} and R_{HYS} are as follows:

$$R_{UV2} = \frac{V_{EN(on)}}{V_{IN(on)} - V_{EN(on)}} \cdot R_{UV1} \quad (23)$$


$$R_{HYS} = \frac{V_{EN(off)}}{V_{IN(off)} - V_{EN(off)}} \cdot R_{UV1} - R_{UV2} \quad (24)$$

Choose R_{UV1} as 10 MΩ to minimize input quiescent current. Given the desired input voltage UVLO thresholds of 16 V and 14.5 V, calculate the resistance of R_{UV2} and R_{HYS} as 825 kΩ and 37.4 kΩ, respectively. See [セクション 7.3.7](#) for more detail.


8.2.3.2.6 Soft Start – C_{SS}

Install a 22-nF capacitor from SS to GND for a soft-start time of 3 ms.


8.2.3.3 Application Curves




8-22. Efficiency



8-23. Start-Up, Full Load




8-24. SW Node and Output Ripple Voltage, Full Load



8-25. SW Node and Output Ripple Voltage, No Load

8.2.4 Design 4: 3.3-V, 150-mA COT Converter With High Efficiency

The schematic diagram of a 3.3-V, 150-mA COT converter is given in [8-26](#).



8-26. Schematic for Design 4 With $V_{IN(nom)} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT(max)} = 150\text{ mA}$, $F_{SW(nom)} = 160\text{ kHz}$



8.2.4.1 Design Requirements

The target full-load efficiency is 91% based on a nominal input voltage of 24 V and an output voltage of 3.3 V. The required input voltage range is 3 V to 65 V. The LM5165Y-Q1 is chosen to deliver a fixed 3.3-V output voltage. The switching frequency is set by resistor R_{RT} at approximately 160 kHz. The output voltage soft-start time is 4 ms. The required components are listed in [8-4](#). The component selection procedure for this COT design is quite similar to that of Design 1, see [8-1](#).

8-4. List of Components for Design 4

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C_{IN}	1	1 μF , 100 V, X7R, 1206 ceramic	Murata	GRM31CR72A105KA01L
C_{OUT}	1	22 μF , 6.3 V, X7S, 0805 ceramic	Murata	GRM21BR660J226ME39K
L_F	1	150 $\mu\text{H} \pm 20\%$, 0.29 A, 0.86 Ω typical DCR, 4.8 \times 4.8 \times 2.9 mm	Coilcraft	LPS5030-154MLC
R_{ESR}	1	0.5 Ω , 5%, 0402	Std	Std
R_{RT}	1	121 k Ω , 1%, 0402	Std	Std
C_{SS}	1	33 nF, 10 V, X7R, 0402 ceramic	Std	Std
U_1	1	LM5165Y-Q1 Synchronous Buck Converter, VSON-10, 3.3-V Fixed	TI	LM5165YQDRCRQ1

8.2.4.2 Application Curves



8.2.5 Design 5: 15-V, 150-mA, 600-kHz COT Converter

The schematic diagram of a 15-V, 150-mA COT converter is given in [Figure 8-29](#).




Figure 8-29. Schematic for Design 5 With $V_{IN(nom)} = 36\text{ V}$, $V_{OUT} = 15\text{ V}$, $I_{OUT(max)} = 150\text{ mA}$, $F_{SW(nom)} = 600\text{ kHz}$

8.2.5.1 Design Requirements

The target full-load efficiency is 92% based on a nominal input voltage of 36 V and an output voltage of 15 V. The input voltage operating range is 24 V to 48 V, but transients as high as 65 V are possible in the application. UVLO turnon and turnoff are set at 19 V and 17 V, respectively. The LM5165-Q1 switching frequency is set at approximately 600 kHz by resistor R_{RT} of 143 kΩ. The output voltage soft-start time is 6 ms. The required components are listed in [Table 8-5](#). The component selection procedure for this COT design is quite similar to that of Design 1, see [Figure 8-1](#).

Table 8-5. List of Components for Design 5







REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C_{IN}	1	1 μF , 100 V, X7R, 1206 ceramic	AVX	12061C105KAT2A
C_{OUT}	1	10 μF , 25 V, X7R, 1206 ceramic	Taiyo Yuden	TMK316B7106KL-TD
L_F	1	150 $\mu\text{H} \pm 20\%$, 0.29 A, 0.86 Ω typical DCR, 4.8 \times 4.8 \times 2.9 mm	Coilcraft	LPS5030-154MLC
R_{ESR}	1	2.2 Ω , 5%, 0402	Std	Std
R_{RT}	1	143 k Ω , 1%, 0402	Std	Std
R_{FB1}	1	499 k Ω , 1%, 0402	Std	Std
R_{FB2}	1	44.2 k Ω , 1%, 0402	Std	Std
R_{UV1}	1	10 M Ω , 1%, 0603	Std	Std
R_{UV2}	1	681 k Ω , 1%, 0402	Std	Std
R_{HYS}	1	40.2 k Ω , 1%, 0402	Std	Std
C_{FF}	1	10 pF, 10 V, X7R, 0402 ceramic	Std	Std
C_{SS}	1	47 nF, 10 V, X7R, 0402 ceramic	Std	Std
U_1	1	LM5165-Q1 Synchronous Buck Converter, VSON-10, 3 mm \times 3 mm	TI	LM5165QDRCRQ1

8.2.5.2 Detailed Design Procedure

8.2.5.2.1 COT Output Ripple Voltage Reduction

Depending on the required ripple resistance when operating in COT mode, the resultant output voltage ripple may be deemed too high for a given application. One option is to place a feedforward capacitor C_{FF} in parallel with the upper feedback resistor R_{FB1} . Capacitor C_{FF} increases the high-frequency gain from V_{OUT} to V_{FB} close to unity such that the output voltage ripple couples directly to the FB node.

8.2.5.3 Application Curves



8.3 Power Supply Recommendations

The LM5165-Q1 is designed to operate from an input voltage supply range between 3 V and 65 V. This input supply must be able to provide the maximum input current and maintain a voltage above 3 V. Ensure that the resistance of the input supply rail is low enough that an input current transient does not cause a high enough drop at the LM5165-Q1 supply rail to cause a false UVLO fault triggering and system reset. If the input supply is

located more than a few inches from the LM5165-Q1 converter, additional bulk capacitance may be required in addition to the ceramic input capacitance. A 4.7- μ F electrolytic capacitor is a typical choice for this function, whereby the capacitor ESR provides a level of damping against input filter resonances. A typical ESR of 0.5 Ω provides enough damping for most input circuit configurations.

8.4 Layout

The performance of any switching converter depends as much upon PCB layout as it does the component selection. The following guidelines are provided to assist with designing a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

8.4.1 Layout Guidelines

PCB layout is a critical for good power supply design. There are several paths that conduct high slew-rate currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise and EMI or degrade the power supply performance.

1. Bypass the VIN pin to GND with a low-ESR ceramic capacitor of X5R or X7R dielectric. Place C_{IN} as close as possible to the LM5165-Q1 VIN and GND pins. Ground return paths for both the input and output capacitors must consist of localized top-side planes that connect to the GND pin and exposed PAD.
2. Minimize the loop area formed by the input capacitor connections and the VIN and GND pins.
3. Locate the power inductor close to the SW pin. Minimize the area of the SW trace or plane to prevent excessive capacitive coupling.
4. Tie the GND pin directly to the power pad under the device and to a heat-sinking PCB ground plane.
5. Use a ground plane in one of the middle layers as a noise shielding and heat dissipation path.
6. Have a single-point ground connection to the plane. Route the ground connections for the feedback, soft-start, and enable components to the ground plane. This prevents any switched or load currents from flowing in analog ground traces. If not properly handled, poor grounding results in degraded load regulation or erratic output voltage ripple behavior.
7. Make V_{IN} , V_{OUT} and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
8. Minimize trace length to the FB pin. Locate both feedback resistors close to the FB pin. Place C_{FF} (if used) directly in parallel with R_{FB1} . Route the V_{OUT} sense path away from noisy nodes and preferably on a layer at the other side of a shielding layer.
9. Locate the components at RT and SS as close as possible to the device. Route with minimal trace lengths.
10. Provide adequate heatsinking for the LM5165-Q1 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed PAD to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes.

8.4.1.1 Compact PCB Layout for EMI Reduction

Radiated EMI generated by high di/dt components relates to pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more electromagnetic emission is generated. The key to minimize radiated EMI is to identify the pulsing current path and minimize the area of that path.

The critical switching loop of the power stage in terms of EMI is denoted in [Figure 8-36](#). The topological architecture of a buck converter means that a particularly high di/dt current effective path exists in the loop comprising the input capacitor and the LM5165-Q1 integrated MOSFETs, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing the effective loop area.




图 8-36. Synchronous Buck Converter With Power Stage Critical Switching Loop

The input capacitor provides the primary path for the high di/dt components of the high-side MOSFET current. Placing a ceramic capacitor as close as possible to the V_{IN} and GND pins is the key to EMI reduction. Keep the trace connecting SW to the inductor as short as possible and just wide enough to carry the load current without excessive heating. Use short, thick traces or copper pours (shapes) for current conduction path to minimize parasitic resistance. Place the output capacitor close to the V_{OUT} side of the inductor, and connect the capacitor return terminal to the LM5165-Q1 GND pin and exposed PAD.

8.4.1.2 Feedback Resistor Layout

For the adjustable output voltage version of the LM5165-Q1, reduce noise sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than close to the load. This reduces the trace length of FB signal and noise coupling. The FB pin is the input to the feedback comparator and, as such, is a high impedance node sensitive to noise. The output node is a low impedance node, so the trace from V_{OUT} to the resistor divider can be long if a short path is not available.

Route the voltage sense trace from the load to the feedback resistor divider away from the SW node path, the inductor and V_{IN} path to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high feedback resistances, greater than 100 k Ω , are used to set the output voltage. Also, route the voltage sense trace on a different layer from the inductor, SW node and V_{IN} path, such that there is a ground plane that separates the feedback trace from the inductor and SW node copper polygon. This provides further shielding for the voltage feedback path from switching noise sources.

8.4.2 Layout Example

Figure 8-37 shows an example layout for the PCB top layer of a single-sided design. The bottom layer is essentially a full ground plane except for short connecting traces for SW, EN, and PGOOD.




Figure 8-37. PCB Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.1.2 Development Support

For development support, see the following:

- LM5165-Q1 [Quick-start Design Tool](#)
- LM5165-Q1 [Simulation Models](#)
- For TI's reference design library, visit [TIDesigns](#)
- For TI's WEBENCH Design Environment, visit the [WEBENCH Design Center](#)
- To view a related device of this product, see the [LM5166](#)

9.1.3 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5165-Q1 device with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [LM5165EVM-HD-P50A EVM User's Guide](#)
- Texas Instruments, [LM5165EVM-HD-C50X EVM User's Guide](#)
- Texas Instruments, [LM5166EVM-C50A EVM User's Guide](#)
- Texas Instruments, [Low- \$I_Q\$ Synchronous Buck Converter Enables Intelligent Field-sensor Applications](#)
- Texas Instruments, [Low EMI Buck Converter Powers a Multivariable Sensor Transmitter with BLE Connectivity](#)
- TI Designs:
 - Texas Instruments, [Field Transmitter with Bluetooth® Low Energy Connectivity Powered from 4 to 20-mA Current Loop](#)
 - Texas Instruments, [24-V AC Power Stage with Wide \$V_{IN}\$ Converter and Battery Backup for Smart Thermostat](#)
 - Texas Instruments, [24-V AC Power Stage with Wide \$V_{IN}\$ Converter and Battery Gauge for Smart Thermostat](#)
- Industrial Strength Blogs:
 - Texas Instruments, [Powering Smart Sensor Transmitters in Industrial Applications](#)
 - Texas Instruments, [Trends in Building Automation: Predictive Maintenance](#)
 - Texas Instruments, [Trends in Building Automation: Connected Sensors for User Comfort](#)

- White Paper:
 - Texas Instruments, [Valuing Wide \$V_{IN}\$, Low-EMI Synchronous Buck Circuits for Cost-Effective, Demanding Applications](#)
- Texas Instruments, [Selecting an Ideal Ripple Generation Network for Your COT Buck Converter](#)
- Texas Instruments, [AN-2162: Simple Success with Conducted EMI from DC-DC Converters](#)
- Texas Instruments, [Automotive Cranking Simulator User's Guide](#)
- Texas Instruments, [Using New Thermal Metrics](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics](#)

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG Inc.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5165QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	165 Q	Samples
LM5165QDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	5165Q	Samples
LM5165QDRCTQ1	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	5165Q	Samples
LM5165XQDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	165 XQ	Samples
LM5165XQDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	5165XQ	Samples
LM5165XQDRCTQ1	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	5165XQ	Samples
LM5165YQDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	(165, 5165) YQ	Samples
LM5165YQDGSTQ1	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	(165, 5165) YQ	Samples
LM5165YQDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	5165YQ	Samples
LM5165YQDRCTQ1	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	5165YQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5165-Q1 :

- Catalog : [LM5165](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5165QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5165QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM5165QDRCTQ1	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM5165XQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5165XQDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM5165XQDRCTQ1	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM5165YQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5165YQDGSTQ1	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5165YQDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM5165YQDRCTQ1	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5165QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
LM5165QDRCRQ1	VSON	DRC	10	3000	346.0	346.0	33.0
LM5165QDRCTQ1	VSON	DRC	10	250	210.0	185.0	35.0
LM5165XQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
LM5165XQDRCRQ1	VSON	DRC	10	3000	346.0	346.0	33.0
LM5165XQDRCTQ1	VSON	DRC	10	250	210.0	185.0	35.0
LM5165YQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
LM5165YQDGSTQ1	VSSOP	DGS	10	250	366.0	364.0	50.0
LM5165YQDRCRQ1	VSON	DRC	10	3000	346.0	346.0	33.0
LM5165YQDRCTQ1	VSON	DRC	10	250	210.0	185.0	35.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4221984/A 05/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DRC 10

VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226193/A

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated