

TI Designs: TIDA-01512

PMBus™ 電圧レギュレータのリファレンス・デザイン、NXP QorIQ® LS2085A/LS2088Aプロセッサ用



概要

このリファレンス・デザインは、TPS53681マルチフェーズ・コントローラとCSD95490Q5MCスマート電力段を使用して、NXP QorIQ®通信プロセッサ、特にLS2085AおよびLS2088Aプロセッサの電源に適した高性能設計を実装するものです。コントローラのデュアル出力は、4相の60A_{TDC}/1.0Vコア・レール(VDD)と、2相の30A_{TDC}/1.2V補助レール(GVDD)をターゲットとしています。スマート電力段と、内蔵のPMBus™により、出力電圧の設定と、主要なデザイン・パラメータの遠隔測定を簡単に行えます。このデザインにより、構成、スマートVID調整、および電源補償の調整が可能になるとともに、入力と出力の電圧、電流、電力、温度を監視できます。TIのFusion Digital Power™ Designerを使用して、システムのプログラミング、監視、検証、特性評価を行います。また、TPS53681のD-CAP+™変調器にCSD95490Q5MCの最適化されたゲート・ドライバおよびFETを組み合わせることで、両方のレールに必要なとされる出力容量を、NXP評価ボードの50%以上も削減できます。

リソース

TIDA-01512	デザイン・フォルダ
TPS53819	プロダクト・フォルダ
CSD95490Q5MC	プロダクト・フォルダ
Fusion Digital Power™ Designer	プロダクト・フォルダ

特長


- デュアル・レールの4+2設計 — LS2085A/LS2088AのVDDおよびGVDDレールがターゲット
- VDDおよびGVDDレールのピーク効率¹は92%および94%
- D-CAP+変調器による優れた電流共有能力と過渡応答
- PMBus互換性による出力電圧設定およびV_{IN}、V_{OUT}、I_{OUT}、温度の遠隔測定
- デュアル・レール温度監視機能により、独立した熱性能トラッキングを実現
- PMBusによる完全な補償調整
- 最大過渡条件下で50mVおよび-30mVのオーバーシュートおよびアンダーシュート・ターゲットに必要なとされる出力容量は最小限

アプリケーション

- キャンパスおよび支店のスイッチ
- データ・センター向けスイッチ
- スモール・セル基地局



E2E エキスパートに質問



Copyright © 2017, Texas Instruments Incorporated





使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE (重要な注意事項)をご参照くださいますようお願いいたします。

1 System Description

This is a power-dense, high-performance design targeted at powering NXP QorIQ communications processors commonly found in wireless infrastructure and base station applications. The dual-output multiphase controller and TI's proprietary smart power stages allow for an integrated design, which, when compared to more traditional discrete designs, eliminates a number of passive components and reduces the printed-circuit board (PCB) layout area. These processors require excellent thermal performance, efficiency, and a fast transient response from their voltage regulators while also requiring on-the-fly optimization through PMBus. This design meets all the criteria with a simple thermal solution and minimal number of output capacitors when compared to the regulator solution on the NXP processor evaluation board. The total capacitance on each output and number of capacitors has been reduced by approximately half.


1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input supply	12 V, $\pm 5\%$
DC tolerance	$\pm 0.5\%$
AC tolerance	50 mV and -30 mV
Switching frequency	600 kHz
Nominal output voltage – VDD	1.0 V
Max output current – VDD	120 A
TDC current – VDD	60 A
DC load line – VDD	—
Max load step – VDD	60 A at 12 A/ μ s
Number of phases – VDD	4
Nominal output voltage – GVDD	1.2 V
Max output current – GVDD	50 A
TDC current – GVDD	30 A
DC load line – GVDD	—
Max load step – GVDD	20 A at 12 A/ μ s
Number of phases – GVDD	2

2 System Overview

2.1 Block Diagram



Copyright © 2017, Texas Instruments Incorporated

☒ 1. Block Diagram

2.2 Highlighted Products

2.2.1 TPS53681—Dual-Channel (6-Phase + 2-Phase) or (5-Phase + 3-Phase) D-CAP+™ Step-Down Multiphase Controller with NVM and PMBus™

- Easily configurable for a wide range of dual-output voltage scenarios
- Programmable loop compensation through PMBus
- Configurable with non-volatile memory (NVM) for low external component counts
- Dynamic phase shedding with programmable current threshold for optimizing efficiency at light and heavy loads
- PMBus system interface for telemetry of voltage, current, power, temperature, and fault conditions
- Dual-rail temperature monitoring
- 5-mm × 5-mm, 40-pin, QFN PowerPad™ package

2.2.2 CSD95490Q5MC—75-A Synchronous Buck NexFET™ Power Stage With DualCool™ Packaging

- 75-A continuous current capability
- 95% system efficiency at 25 A
- Up to 1.25-MHz switching frequencies supported
- Temperature-compensated bidirectional current sense signal
- Analog temperature output and fault monitoring
- High-density, low-inductance, SON 5-mm × 6-mm package

2.3 System Design Theory

The D-CAP+ modulator of the TPS53681 controller is integral to the high-performance of this reference design. This modulator allows the control loops of both rails to remain stable over a wide range of operating conditions because the transfer function is insensitive to variations in input voltage, load current, and phase number. Phase margins of 67° and 86° were measured for the VDD and GVDD rails, respectively, with crossover frequencies of 83 kHz and 159 kHz. Placing the unity gain frequencies higher than 1/10 the switching frequencies allows for a faster transient response that can keep V_{OUT} within its regulation limits during large load steps, such as the 60-A step on the core rail. Stability is maintained even as the load current duty cycle and frequency are varied. A faster transient response also directly leads to the significant reduction of output capacitors over the processor reference design for both rails.

Loop compensation can easily be adjusted through the PMBus using TI's Fusion graphical user interface (GUI), which allows the user to tune the design for a wide range of output filters, including using all ceramic output capacitors should the design requirements change. At high load currents, the D-CAP+ modulator can keep all phase currents evenly balanced to avoid thermally stressing or damaging either the field-effect transistors (FETs), inductors, or processor while maintaining tight output voltage regulation.

The CSD95490Q5MC smart power stage features an optimized driver-FET solution in a thermally-efficient package that provides high efficiency up to 75 A of DC load current. Higher efficiency leads to lower power loss and thus excellent thermal performance, allowing for smaller heat sinks and less airflow, making thermal design simpler than less efficient power stages. Integrated fault monitoring and temperature reports back to the TPS53681 controller and complements the PMBus functionality, which allows for operational telemetry, painless debug, validation, and configuration of the design. On-chip, temperature compensated, bidirectional current sensing offers increased accuracy over operational corners compared to the simple, un-temperature compensated, DCR sense method used on the NXP reference design.

3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

The hardware for this design is as follows:


- 12-V, 20-A power supply
- 5-V, 1-A power supply
- 500-MHz oscilloscope with differential and passive probes
- Function generator capable of pulse with $< 1\text{-}\mu\text{s}$ rise times (hook to J2 or J3 on load transient circuits)
- Digital multimeter
- USB interface adapter EVM

3.1.2 Software

This design uses TI's [Digital Fusion Power Designer software](#).

3.2 Testing and Results

3.2.1 Test Setup

 2 shows the test setup of this reference design.





図 2. TIDA-01512 Test Setup

3.2.2 Test Results


3.2.2.1 Efficiency and Power Loss

For the VDD rail, a peak efficiency of 92.4% was measured at the target output voltage of 1.0 V at 17.5 A of load current (see 図 3, 図 4). A 91.3% efficiency was measured at the 60-A thermal design current (TDC). Both the efficiency and loss curves include the inductor losses and 5-V rail losses of the CSD95490Q5MC power stages.



D001_TIDUDD3.grf


図 3. VDD Rail 12-V to 1-V Efficiency



D002_TIDUDD3.grf


図 4. VDD Rail 12-V to 1-V Power Loss

Efficiency measurements on the dual-phase GVDD rail were taken with the inductor, and 5-V power stage loss are also included in the results (see 図 5, 図 6). A peak efficiency of 93.8% was measured at 15 A while the 30-A TDC efficiency was 93.5%. Because of the high currents and low voltages of this application, care was taken during the measurements to sense the input voltage across the power stage ceramic capacitors and the output voltage from the output side of the inductors, to minimize the influence of parasitic losses of the test setup.



D003_TIDUDD3.grf

図 5. GVDD 12-V to 1.2-V Efficiency



D004_TIDUDD3.grf

図 6. GVDD 12-V to 1.2-V Power Loss

3.2.2.2 Steady-State Regulation and DC Accuracy

Both rails of this design were tested for steady-state stability across their entire load ranges without recording any failures or anomalies. DC ripple remained within 2% or less of the output voltage, and the measured switching frequency was within the data sheet limits. Care was taken to ensure that the noise floor of the output voltage differential probe did not impact the results to cause false failures in output ripple or stability. TI recommends probing a phase node during testing to check against any possible questions regarding stability that may be attributed to a noisy differential probe. The design is likely stable if the switching frequency is consistent between phase pulses, and varies within the TPS53681 data sheet limits. If an adequate differential probe is not available, a passive probe with tight ground connection should be used instead to verify the design.

Figure 7, Figure 8, and Figure 9 show the results from the VDD rail at 10 A, 60 A, and 200 A.




Figure 7. VDD Rail—Steady State, 10 A




Figure 8. VDD Rail—Steady State, 60 A




図 9. VDD Rail—Steady State, 120 A

図 10 and 図 11 show the auxiliary rail results at 10 A and 30 A. These figures also show multiple phase nodes at each load current to demonstrate the dynamic add/drop capabilities of the controller properly balancing the phase currents while maintaining output and switching frequency stability.




図 10. GVDD Rail—Steady State, 10 A






図 11. GVDD Rail—Steady State, 30 A

The DC accuracy on both rails of the system was measured across their entire load ranges to ensure that each output remained within the $\pm 5\%$ allowable window. 図 12 and 図 13 show that both rails fall well within the allowable limits by over a factor of 10. This leaves plenty of margin for any additional variations such as temperature, PCB layout, and output capacitor mix.



D005_TIDUDD3.gr1

図 12. VDD Rail DC Accuracy



D006_TIDUDD3.gr1

図 13. GVDD Rail DC Accuracy

3.2.2.3 Transient Response

Load transient circuits were placed on the board close to the output of both rails to generate the 60-A and 20-A steps at the target slew rate of 12 A/μs. Because of the slower load step slew rate compared to other processors, a transient frequency sweep was not performed on either rail. Any frequencies that could be tested were well within the bandwidth of the control loop and posed no issue to stability. At higher frequencies, the load current did not have time to reach its target before the transient event ended, resulting in less overshoot and undershoot than what was measured for the single-step responses. Overall the responses of both the VDD and GVDD rails looked excellent and the measured over- and undershoots were less than NXP's allowable targets with output capacitances of less than half.

For the main processor rail, the single-step response [14](#) shows only 19.6 mV of undershoot, which is over 10 mV less than the 30-mV target. [15](#) shows the overshoot at 26.4 mV, which is just over half of the 50 mV allowed. The output voltage remained stable and within the target window as the load duty cycle was swept from 10% to 80%, as shown in [16](#).




図 14. VDD Rail—60-A to 120-A Transient Undershoot, 10% Duty Cycle




図 15. VDD Rail—60-A to 120-A Transient Overshoot, 10% Duty Cycle




図 16. VDD Rail—60-A to 120-A Transient, 10% to 80% Duty Cycle Sweep

A 20-A current step was applied to the auxiliary rail using an onboard load circuit and the undershoot, as shown in 図 17, measuring under half of the allowable swing at just 13.2 mV. The measured overshoot is 22.8 mV, which is less than the target of 50 mV (see 図 18). The transient response was also tested as the load duty cycle (see 図 19) was swept from 10% to 80%, with no observed issues.




図 17. GVDD Rail—30-A to 50-A Transient Undershoot, 10% Duty Cycle




図 18. GVDD Rail—30-A to 50-A Transient Overshoot, 10% Duty Cycle




図 19. GVDD Rail—10-A to 20-A Transient, 10% to 80% Duty Cycle Sweep

3.2.2.4 Additional Small Signal Stability Testing

Because transient frequency sweeps were unfeasible for this design, Bode plots for each rail were taken using a network analyzer to determine the transfer function, and to further check the stability of the control loop for each one. For VDD (see [Figure 20](#)) a unity gain frequency of 83.6 kHz is measured with a phase margin of 66.9°, which indicates stability. The GVDD rail is also stable with a phase margin of 86.5° at a crossover of 160 kHz (see [Figure 21](#)).




Figure 20. VDD—Bode Plot




Figure 21. GVDD Rail—Bode Plot

Both Bode plots indicate stability, but the flattening of the gain curves above the unity frequency is troubling. The rails may only be conditionally stable, which can lead to issues when the design has gone to production. Nyquist plots must be used to definitely prove stability. As a reminder, the Nyquist plot is stable if no encirclements of the point (-1, 0) occur as the test frequency is swept during testing. The gain and phase margins can also be checked again from these results.

Looking at [Figure 22](#), no encirclements of $(-1, 0)$ occur and at nowhere does the plot approach the point which indicates proper stability and margin in the design. The phase margin matches the Bode plot results at 66.9° , and on this plot there is infinite gain margin because the loop phase never reaches 180° —at least not up to 1 MHz. For the GVDD rail (see [Figure 23](#)), no encirclements of $(-1, 0)$ are seen and again there is plenty of margin. The Nyquist and Bode phase margins are also matching, and here there is 19 dB of gain margin in the system. Between the Bode plots, Nyquist plots, and the transient results, it is safe to conclude that both the VDD and GVDD control loops are stable.




図 22. VDD Rail—Nyquist Plot




図 23. GVDD Rail—Nyquist Plot

Special thanks to former TI intern Mark Chounlakone for his hard work developing the Nyquist Plot tool over the summer of 2017.

3.2.2.5 Thermal Performance

The thermal performance of each rail was tested both separately and together to check the design's performance. During testing, the ambient temperature was 23°C for each test case, and the design was allowed to soak for 5 minutes under load to reach thermal equilibrium. A fan providing 500 ft/min (200 Lfm) of airflow across the board was also used. In a real application, however, any airflow would likely be used in conjunction with heat sinks on the power stages, so this test is slightly worse than a typical operating environment.

Both the standalone and combined measurements were done with the rails loaded to their thermal design currents of 60 A and 30 A. Simultaneous loading only increased the hottest recorded temperature, marginally making it easier to implement a full thermal solution later in the design process.




図 24. VDD Rail Power Stage Temperatures, 60-A Load




図 25. GVDD Rail Power Stage Temperatures, 30-A Load




図 26. Dual-Rail Power Stage Temperatures

3.2.2.6 Start-up and Shutdown Performance

The VDD and GVDD rails were powered both up and down under heavy and light loads to check for proper operation. During this time, the output voltage was probed to look for monotonic behavior, and investigate the potential for overshoot. Additionally, the first and final phase nodes were also probed to ensure the TPS53681 could properly add and remove phases as conditions dictated.

During a voltage transition, such as at start-up, all phases of a rail are activated to quickly slew the output to the correct voltage. At light loads, when fewer phases are required (possible only one), the controller turns off any unnecessary phases after determining the output voltage has settled once, and the appropriate ready signal goes high (see [27] and [31]). When high currents are required after start-up ([28] and [32]) all phases remain active to maintain regulation when the output settles to its proper setting. No matter the output current, when a rail is disabled and its ready signal falls low, the TPS53681 tri-states each active phase and lets the output voltage decay according to the load current ([29], [30], [33], [34]).

No issues were seen during the validation of this design during start-up or shutdown. VDD and GVDD exhibited no overshoot nor any abnormal dips during transition. Any ringing seen below ground on shutdown is solely due to the electronic load on the output trying to maintain the set current. In a real application, this ringing would not be present.




図 27. VDD Rail—10-A Start-up




図 28. VDD Rail—60-A Start-up




図 29. VDD Rail—10-A Shutdown




図 30. VDD Rail—60-A Shutdown




図 31. GVDD Rail—10-A Start-up




図 32. GVDD Rail—30-A Start-up




図 33. GVDD Rail—10-A Shutdown




図 34. GVDD Rail—30-A Shutdown

4 Design Files

4.1 Schematics

To download the schematics, see the design files at [TIDA-01512](#).

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01512](#).

4.3 PCB Layout Recommendations

Follow all the layout instructions as specified in the respective data sheet for each part when laying out a design using the TPS53681 controller and CSD95490 smart power stage. Some other guidelines to consider include:

- Keep the layout for all six phases on the core rail identical to ensure optimal current balancing and thermal performance between phases.
- Route noisy traces such as pulse-width modulation (PWM) and the PMBus lines on a separate layer than the sensitive analog sense lines such as VSP, VSN, CSP, VREF, and so forth.
- Use quality capacitors for both the input and output decoupling to obtain the maximum performance possible with respect to DC ripple and transient response. Ceramic capacitors must be rated to at least 16 V on V_{IN} and 2.5 V on V_{OUT} , with a dielectric rating of X5R or better.
- Ensure that the V_{OUT} and GND nodes are routed on multiple layers of copper and connected with enough vias to handle the current requirements for the best thermal performance. Following this guideline allows for a maximum amount of heat to flow out of the power stages and inductors into the board.

4.4 Gerber Files

To download the Gerber files, see the design files at [TIDA-01512](#).

4.5 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01512](#).

5 Software Files

To download the Fusion Digital Power Designer software, see the following [tool folder](#).

6 Related Documentation

1. Texas Instruments, [TPS53681 Dual-Channel \(6-Phase + 2-Phase\) or \(5-Phase + 3-Phase\) D-CAP+™ Step-Down Multiphase Controller with NVM and PMBus™ Data Sheet](#)
2. Texas Instruments, [CSD95490Q5MC Synchronous Buck NexFET™ Smart Power Stage Data Sheet](#)
3. NXP, [LS2088A-RDB: QorIQ® LS2088A Reference Design Board](#)
4. NXP LS2088A Data Sheet LS2088AEC
5. NXP QorIQ LS2088A/LS2048A Design Checklist AN4977

6.1 商標

Fusion Digital Power, D-CAP+, PowerPad, NexFET, DualCool are trademarks of Texas Instruments.

QorIQ is a registered trademark of NXP USA, INC..

PMBus is a trademark of SMIF, Inc.

すべての商標および登録商標はそれぞれの所有者に帰属します。

7 About the Author

CARMEN PARISI is a Senior Applications Engineer working in the Multiphase and Control Solutions (MCS) group at TI developing reference designs and application notes. He has six years of experience in power electronics working on mobile, desktop, and server V_{CORE} applications; battery chargers; and system PMICs. Carmen earned a combined BS/MS degree in electrical engineering from the Rochester Institute of Technology.

改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2018年1月発行のものから更新

Page

- [アプリケーション](#) 変更

..... 1

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 (www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2018, Texas Instruments Incorporated
日本語版 日本テキサス・インスツルメンツ株式会社

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 (www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2018, Texas Instruments Incorporated
日本語版 日本テキサス・インスツルメンツ株式会社