

16DYYPWEVM Test board for SOT-23 THIN (DYY) and TSSOP (PW) packages User's Guide

This document is the EVM User's guide for the 16DYYPWEVM which provides an easy evaluation of TI's new SOT-23 thin and popular TSSOP packages.

Contents

1	About this Manual.....	2
2	Information About Cautions and Warnings	2
3	Description	3
	3.1 Features.....	3
4	16DYYPWEVM Connections Overview.....	4
	4.1 Usage Instructions	4

List of Figures

1	16DYYPWEVM.....	3
2	INT106A Schematic	5
3	INT106 Top Overlay	6
4	INT106 Top Solder	6
5	INT106 Top Layer	7
6	INT106 Bottom Layer	7
7	INT106 Bottom Solder	8
8	INT106 Bottom Overlay	8
9	INT106 Drill Drawing	9
10	INT106 Board Dimensions	9

Trademarks

All trademarks are the property of their respective owners.

1 About this Manual

This user's guide describes the 16DYYPWEVM evaluation module (EVM) and its intended use.

2 Information About Cautions and Warnings

The information in the warning statement is provided for personal protection and the information in the caution statement is provided to protect the equipment from damage. Read each caution and warning statement carefully.



CAUTION

This EVM contains components that can potentially be damaged by electrostatic discharge. Always transport and store the EVM in its supplied ESD bag when not in use. Handle using an antistatic wristband. Operate on an antistatic work surface. For more information on proper handling, see [Electrostatic Discharge \(ESD\)](#).

3 Description

The 16DYYPWEVM allows for quick testing of TI's new SOT-23 thin and popular TSSOP packages. The board has a footprint to support both PW and DYY packages.

3.1 Features

The EVM has the following features:

- Dual footprint of SOT-23 THIN (DYY) and TSSOP (PW) packages
- Quick prototyping and testing of 16 pin IC in SOT-23 THIN (DYY) and TSSOP (PW) packages
- All 16 signals paths include 0603 pads for pull-up, pull-down, or load-capacitors
- Test site with 3 SMB connectors for high speed evaluation for TMUX1574 and SN3257-Q1 devices

Figure 1 illustrates the 16DYYPWEVM board.




Figure 1. 16DYYPWEVM

4 16DYYPWEVM Connections Overview

4.1 Usage Instructions

Instructions for IC use follow:

1. Solder ICs to the IC footprint in center of PCB. Parts may be hand-soldered or attached with infrared (IR) or hot air reflow techniques.
2. Power the board by placing power supply on TP17 and GND. TP17 is connected to the entire VDD plane and GND is connected to the entire GND plane
3. Jumpers J1-J16 may be used to easily connect the IC pin to VDD plane or GND plane
4. The 0603 footprints on the signal path may be used to add capacitive and resistive loads, pull-up resistors, or pull-down resistors.
5. J18-J20 provide SMB connections for high speed or timing measurements on pins 2-4 of an IC.

4.1.1 Schematic




Figure 2. INT106A Schematic

4.1.2 Layout




Figure 3. INT106 Top Overlay




Figure 4. INT106 Top Solder




Figure 5. INT106 Top Layer




Figure 6. INT106 Bottom Layer




Figure 7. INT106 Bottom Solder





Figure 8. INT106 Bottom Overlay



Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair	Hole Tolerance
⊗	41	14.00mil (0.356mm)	PTH	Round	Top Layer - Bottom Layer	
▽	21	40.00mil (1.016mm)	PTH	Round	Top Layer - Bottom Layer	
○		46.00mil (1.168mm)	PTH	Round	Top Layer - Bottom Layer	
□	12	67.00mil (1.702mm)		Round	Top Layer - Bottom Layer	
77 Total						

Figure 9. INT106 Drill Drawing




Figure 10. INT106 Board Dimensions

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated