

# TPS40077 Buck Controller Evaluation Module User's Guide



## ABSTRACT

The TPS40077EVM-001 evaluation module (EVM) is a synchronous buck converter providing a fixed 1.8-V output at up to 10 A from a 12-V input bus. The EVM is designed to start up from a single supply; no additional bias voltage is required for start-up. The TPS40077 reduced-pin count synchronous buck controller used in the EVM employs predictive gate drive. This feature provides improved efficiency by eliminating shoot-through switching current, and minimizing the reverse-conduction time of the synchronous rectifier FET.

## Table of Contents

<b>1 Introduction</b> .....	2
1.1 Description.....	2
1.2 Applications.....	2
1.3 Features.....	2
<b>2 TPS40077EVM-001 Electrical Performance Specifications</b> .....	3
<b>3 Schematic</b> .....	4
3.1 Adjusting Output Voltage (R3 and R13).....	5
3.2 Disable (J3).....	5
3.3 Test Set Up.....	5
3.4 Equipment Setup.....	6
3.5 Start-Up/Shut Down Procedure.....	7
3.6 Control Loop Gain and Phase Measurement Procedure.....	8
3.7 Equipment Shutdown.....	8
<b>4 TPS40077EVM Typical Performance Data and Characteristic Curves</b> .....	9
4.1 Efficiency.....	9
4.2 Line and Load Regulation.....	9
4.3 Output Ripple.....	10
4.4 Transient Response.....	10
4.5 Bode Plot.....	11
<b>5 EVM Assembly Drawings and Layout</b> .....	12
<b>6 List of Materials</b> .....	14
<b>7 Revision History</b> .....	14

## Trademarks

All trademarks are the property of their respective owners.

# 1 Introduction

## 1.1 Description

The TPS40077EVM-001 is designed to use a 12-V (8 V-to-16 V) bus to produce a high current, regulated 1.8-V output at up to 10 A of load current. The TPS40077EVM-001 demonstrates the use of the TPS40077 in a typical 12-V bus to low-voltage application, while providing a number of test points to evaluate the performance of the TPS40077. The EVM can be modified to support output voltages from 0.9 V to 3.3 V by changing a single resistor.

## 1.2 Applications

- Non-isolated, medium-current point-of-load and low-voltage bus converters
- Networking equipment
- Telecommunications equipment
- DC-power distributed systems

## 1.3 Features

- 8-V to 16-V input range
- 1.8-V fixed output, adjustable with a single resistor
- 10-A DC steady-state output current
- 300-kHz switching frequency
- Single main switch N-channel MOSFET and single synchronous rectifier N-channel MOSFET
- Double-sided PCB with all components on top side
- Active converter uses less than 2.4 square inches – 1.0 inches × 2.4 inches
- Convenient test points for probing critical waveforms and non-invasive loop response testing


## 2 TPS40077EVM-001 Electrical Performance Specifications

**Table 2-1. TPS40077EVM-001 Electrical and Performance Specifications**

PARAMETER		NOTES AND CONDITIONS	MIN	NOM	MAX	UNITS
<b>INPUT CHARACTERISTICS</b>						
$V_{IN}$	Input voltage		8	12	16	V
$I_{IN}$	Input current	$V_{IN} = \text{nom}, I_{OUT} = \text{max}$		1.7	1.8	A
	No-load input current	$V_{IN} = \text{nom}, I_{OUT} = 0A$		80	100	mA
$V_{IN\_UVLO}$	Input UVLO	$I_{OUT} = \text{min to max}$	5.4	6	6.6	V
$V_{IN\_ONV}$	Input ONV	$I_{OUT} = \text{min to max}$	6.3	7	7.7	V
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OUT}$	Output voltage	$V_{IN} = \text{nom}, I_{OUT} = \text{nom}$	1.75	1.8	1.85	V
	Line regulation	$V_{IN} = \text{min to max}, I_{OUT} = \text{nom}$			0.5%	
	Load regulation	$V_{IN} = \text{nom}, I_{OUT} = \text{min to max}$			0.5%	
	Output ripple voltage	$V_{OUT\_ripple} V_{IN} = \text{nom}, I_{OUT} = \text{max}$			40	mVpp
	Output current	$I_{OUT} V_{IN} = \text{min to max}$	0	5	10	A
	Output overcurrent inception point	$I_{OCP} V_{IN} = \text{nom}, V_{OUT} = V_{OUT} - 5\%$	12.25	19.4	34	A
	Transient response					
$\Delta I$	Load step	$I_{OUT\_max}$ to $0.2 \times I_{OUT\_max}$		8		A
	Load slew rate			1		A/ $\mu\text{sec}$
	Overshoot			300		mV
	Settling time			0.1		msec
<b>SYSTEMS CHARACTERISTICS</b>						
$f_{sw}$	Switching frequency		240	300	360	kHz
$\eta_{pk}$	Peak efficiency	$V_{IN} = \text{nom}, I_{OUT} = \text{min to max}$		90%		
$\eta$	Full-load efficiency	$V_{IN} = \text{nom}, I_{OUT} = \text{max}$		89%		
Top	Operating temperature range	$V_{IN} = \text{min to max}, I_{OUT} = \text{min to max}$	-40	25	85	$^{\circ}\text{C}$
<b>MECHANICAL CHARACTERISTICS</b>						
W	Dimensions (active area)	Width		1		ins
L		Length		2.4		ins
h		Component height		0.41		ins
NOTE 1: Voltage accuracy effected by resistor tolerance.						

### 3 Schematic

For reference only. See [Table 6-1](#) for specific values.



**Figure 3-1. TPS40077EVM-001 Schematic**

### 3.1 Adjusting Output Voltage (R3 and R13)

The regulated output voltage can be adjusted within a limited range by changing the ground resistors in the feedback resistor-divider (R3, R13).

Table 3-1 contains common values for R3 and R13 to generate popular output voltages. The TPS40077EVM-001 is stable through these output voltages but the efficiency can suffer as the power stage is optimized for the 1.8-V output.

**Table 3-1. Adjusting  $V_{OUT}$  With R3**

$V_{OUT}$	R3	R13
1.2 V	9.53 k $\Omega$	62.0 k $\Omega$
1.5 V	5.36 k $\Omega$	140 k $\Omega$
1.8 V	4.42 k $\Omega$	24.9 k $\Omega$
2.5 V	2.37 k $\Omega$	71.5 k $\Omega$
3.3 V	1.60 k $\Omega$	220 k $\Omega$

### 3.2 Disable (J3)

The TPS40077EVM-001 provides a Disable input (J3) that allows the user to evaluate the Enable/Disable function of the TPS40077. When a short is applied across the pins of J3, the TPS40077 controller is disabled and the EVM shuts down. When the TPS40077 is disabled, both FET drivers are off.

### 3.3 Test Set Up

#### 3.3.1 Equipment

##### 3.3.1.1 Voltage Source

$V_{12V\_IN}$

The input voltage source ( $V_{12V\_IN}$ ) should be a 0-V to 16-V variable DC source capable of 5 A<sub>DC</sub>. Connect  $V_{12V\_IN}$  to J1 as shown in Figure 3-3.

##### 3.3.1.2 Meters

- A1: 0-5 A<sub>DC</sub>, ammeter
- V1:  $V_{12V\_IN}$ , 0-V to 16-V voltmeter
- V2:  $V_{1V5\_OUT}$  0-V to 5-V voltmeter

##### 3.3.1.3 Loads

LOAD1


The output load (LOAD1) must be a constant-current mode electronic load capable of 0-A to 15-A DC at 1.8 V.

##### 3.3.1.4 Oscilloscope

A digital or analog oscilloscope can be used to measure the ripple voltage on  $V_{OUT}$ . The oscilloscope should be set to the following to measure output ripple:

- 1-M $\Omega$  impedance
- 20-MHz bandwidth
- AC coupling
- 1- $\mu$ s/division horizontal resolution
- 20-mV/division vertical resolution

TP9 and TP10 can be used to measure the output ripple voltage by placing the oscilloscope probe tip through TP9 and holding the ground barrel to TP10 as shown in Figure 3-2. For a hands-free approach, the loop in TP10 can be cut and opened to cradle the probe barrel. Using a leaded ground connection must be avoided because it induces additional noise due to its large ground-loop area.



**Figure 3-2. Output Ripple Measurement – Tip and Barrel Using TP9 and TP10**

### 3.3.1.5 Recommended Wire Gauge

$V_{12V\_IN}$  to J1

The connection between the source voltage,  $V_{12V\_IN}$ , and J1 can carry as much as 3 A<sub>DC</sub>. The minimum recommended wire size is AWG #16 with the total length of wire less than four feet (2-feet input, 2-feet return).

J2 to LOAD1 (Power)

The power connection between J2 and LOAD1 can carry as much as 15 A<sub>DC</sub>. The minimum recommended wire size is 2 × AWG #16, with the total length of wire less than four feet (2-feet output, 2-feet return).


## 3.4 Equipment Setup

Figure 3-3 shows the basic recommended test set up to evaluate the TPS40077EVM-001. Note that although the return for J1 and J2 are the same, the connections should remain separate as shown in Figure 3-2.


### 3.4.1 Procedure

1. Working at an ESD workstation, make sure that any wrist straps, bootstraps, or mats are connected referencing the user to earth ground before power is applied to the EVM. An electrostatic smock and safety glasses should also be worn.
2. Prior to connecting the DC input source,  $V_{12V\_IN}$ , it is advisable to limit the source current from  $V_{12V\_IN}$  to 5.0-A maximum. Make sure  $V_{12V\_IN}$  is initially set to 0 V and connected as shown in Figure 3-3.
3. Connect an Ammeter A1 as shown in Figure 3-3.
4. Connect Voltmeter V1 to TP1 and TP2 as shown in Figure 3-3.
5. Connect LOAD1 to J2 as shown in Figure 3-3. Set LOAD1 to constant current mode to sink 0 A DC before  $V_{12V\_IN}$  is applied.
6. Connect Voltmeter V2 to Output J2 as shown in Figure 3-3.
7. Connect an oscilloscope probe to TP9 and TP10 as shown in Figure 3-2.

### 3.4.2 Diagram



**Figure 3-3. TPS40077EVM-001 Recommended Test Setup**



**Figure 3-4. Control Loop Measurement Setup**

### 3.5 Start-Up/Shut Down Procedure

1. Increase  $V_{12V\_IN}$  from 0  $V_{DC}$  to 12  $V_{DC}$ .
2. Vary LOAD1 from 0  $A_{DC}$ –10  $A_{DC}$ .
3. Vary  $V_{12V\_IN}$  from 8  $V_{DC}$  to 16  $V_{DC}$ .

4. Decrease LOAD1 to 0 A.

### 3.6 Control Loop Gain and Phase Measurement Procedure

1. Connect a 1-kHz to 1-MHz isolation transformer to TP3 and TP6 as shown in [Figure 3-4](#).
2. Connect an input-signal amplitude-measurement probe (channel A) to TP3 as shown in [Figure 3-4](#).
3. Connect an output-signal amplitude measurement probe (channel B) to TP6 as shown in [Figure 3-4](#).
4. Connect the ground lead of channel A and channel B to TP8 as shown in [Figure 3-4](#).
5. Inject 25-mV or less signal across TP3 and TP6 through an isolation transformer.
6. Sweep frequency from 1 kHz to 1 MHz with 10 Hz or lower post filter.

7. Control-loop gain can be measured by  $20 \times \text{LOG}\left(\frac{\text{ChannelB}}{\text{ChannelA}}\right)$ .

8. Control-loop phase is measured by the phase difference between channel A and channel B.
9. Disconnect an isolation transformer from TP3 and TP6 before making other measurements (signal injection into feedback can interfere with accuracy of other measurements).

### 3.7 Equipment Shutdown

1. Shut down the oscilloscope.
2. Shut down LOAD1.
3. Shut down  $V_{12V\_IN}$ .



## 4 TPS40077EVM Typical Performance Data and Characteristic Curves

Figure 4-1 through Figure 4-6 present typical performance curves for the TPS40077EVM-001. Since actual performance data can be affected by measurement techniques and environmental variables, these curves are presented for reference and may differ from actual field measurements.

### 4.1 Efficiency




Figure 4-1. TPS40077EVM-001 Efficiency

### 4.2 Line and Load Regulation




Figure 4-2. TPS40077EVM-001 Line and Load Regulation

### 4.3 Output Ripple




Figure 4-3. TPS40077EVM-001 Typical Output Ripple

### 4.4 Transient Response




Figure 4-4. Load Transient, 2 A to 10 A




Figure 4-5. Load Transient, 10 A to 2 A

#### 4.5 Bode Plot




Figure 4-6. Typical Bode Plot

## 5 EVM Assembly Drawings and Layout

Figure 5-1 through Figure 5-3 show the design of the TPS40077EVM-001 printed circuit board. The EVM has been designed using a double-sided, 2-oz copper-clad circuit board, with all components on the top side to allow the user to easily view, probe, and evaluate the TPS40077 in a practical application. Moving components to both sides of the PCB or using additional internal layers can offer additional size reduction for space-constrained systems.




Figure 5-1. TPS40077EVM-001 Component Placement (Viewed from Top)





Figure 5-2. TPS40077EVM-001 Top Copper (Viewed from Top)



**Figure 5-3. TPS40077EVM-001 Bottom Copper (X-Ray View from Top)**

## 6 List of Materials

Table 6-1 lists the EVM components as configured according to the schematic shown in Figure 3-1.

**Table 6-1. Bill of Materials**

COUNT	RefDes	Value	Description	Size	Part Number	MFR
1	C1	470 $\mu$ F	Capacitor, Aluminum, 470 $\mu$ F, 25 V, 20%	0.457 x 0.406	EEVFK1E471P	Panasonic
3	C12, C14, C15	22 $\mu$ F	Capacitor, Ceramic, 22 $\mu$ F, 16 V, X5R, 20%	1812	C4532X5R1C226MT	TDK
2	C6, C13	2.2 nF	Capacitor, Ceramic, 25 V, X7R 20%	0603	Std	Vishay
1	C16	470 $\mu$ F	Capacitor, Aluminum, SM, 6.3 V, 300 m $\Omega$ (FK series)	8x10mm	FK-Series	Panasonic
1	C17	47 $\mu$ F	Capacitor, Ceramic, 47 $\mu$ F, 6.3 V, X5R, 20%	1812	C4532X5R0J476MT	TDK
2	C2, C10	0.1 $\mu$ F	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Vishay
1	C3	15 nF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Vishay
1	C4	680 pF	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Vishay
1	C5	3900 pF	Capacitor, Ceramic, 25 V, X7R 20%	0603	Std	Vishay
1	C7	10 pF	Capacitor, Ceramic, 25 V, COG 20%	0603	Std	Vishay
2	C8, C11	0.1 $\mu$ F	Capacitor, Ceramic, 25 V, X7R, 20%	0603	Std	Vishay
1	C9, C18	1 $\mu$ F	Capacitor, Ceramic, 25 V, X7R, 20%	0805	Std	Vishay
1	D1		Diode, Schottky, 200 mA, 30 V	SOT23	BAT54	Vishay
1	L1	2.5 $\mu$ H	Inductor, SMT, 2.5 $\mu$ H, 16.5 A, 3.4 m $\Omega$	0.515 x 0.516	MLC1550-252ML	Coiltronics
1	Q1		MOSFET, NChannel, 30 V, 18 A, 8.0 m $\Omega$	PWRPAK S0-8	Si7860DP	Vishay
1	Q2		MOSFET, NChannel, 30 V, 18 A, 40 m $\Omega$	PWRPAK S0-8	Si7886ADP	Vishay
1	R1	10 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R10	330 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R12	51 $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R13	24.9 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
2	R2, R6	165 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R3	4.42 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
2	R4, R11	0 $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R5	3.48 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R7	5.90 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R8	953 $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R9	1.80 k $\Omega$	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	U1		IC	PWP16	TPS40077PWP	Texas Instruments

## 7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2006) to Revision B (January 2022)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document. ....	2
• Updated the user's guide title.....	2

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025