

AN-1297 Comparison of COP8SAx7 to the Flash-Based COP8TAx9 Family - Hardware and Software Considerations

ABSTRACT

The purpose of this application report is to provide a detailed comparison and feature analysis of the COP8SAx7 and COP8TAx9 families of devices. Where applicable, this report can be used to assist in converting applications developed for the COP8SAx7 device to operate on an equivalent COP8TAx9 device.

Contents

1	Introduction	2
2	Highlights of COP8TAx9 Enhancements Over COP8SAx7	2
3	Summary of Differences Between COP8SAx7 and COP8TAx9	3
4	Compatibility - Converting From COP8SAx7 to COP8TAx9	4
4.1	Hardware Considerations	4
4.2	Software Considerations	6
4.3	ADDITIONAL FUNCTIONALITY	8

List of Figures

1	Comparative Pinouts for 20 Pin SOIC	5
2	Comparative Pinouts for 28 Pin SOIC	5

List of Tables

1	Differences Between COP8SAx7 and COP8TAx9	3
---	---	---

SMBus is a trademark of Intel Corporation.
I2C is a registered trademark of Phillips Corporation.
All other trademarks are the property of their respective owners.

1 Introduction

As suggested, the COP8TAx9 family offers additional useful and enhanced features when compared to the COP8SAx7 family. With the additional features, the COP8TAx9 family may appear much different, but this family is designed to maintain downward compatibility with the COP8SAx7 family as much as possible. The intent is to provide the COP8SAx7 user with an easy upgrade path to the COP8TAx9 devices with minimal firmware changes.

The COP8SAA7, COP8SAB7 and COP8SAC7 (COP8SAx7 family) devices are members of the COP8 feature family that contain EPROM, RAM, a 16-bit multi-function timer with two autoreload/capture registers, eight interrupt sources supporting a vectored interrupt scheme, the enhanced MICROWIRE/PLUS serial interface and, in addition, these devices contain features such as multi-input wakeup with up to 7 wakeup inputs, WATCHDOG/clock monitor, idle timer supporting Idle mode, internal power-on reset, on-chip RC oscillator, 8 bytes of user storage space in EPROM, and on-chip EMI reduction circuitry. The devices are offered in 16-pin SO/DIP, 20-pin SO/DIP, 28-pin SO/DIP, 40-pin DIP, and 44-pin PLCC/PQFP. The operating voltage range is from 2.7 V to 5.5 V. For more details, see the device-specific data sheet.

The COP8TAB9 and COP8TAC9 (COP8TAx9 family) devices encompass all the features of the COP8SAx7 family, but with Flash memory and some additions. One additional interrupt source is provided that supports the ACCESS.Bus serial interface that is compatible with I2C® and SMBus™ interfaces. Eight additional multi-input wakeup inputs are provided for a total of 16 wakeup inputs, an improved on-chip RC oscillator with on-chip programmable clock divider is available for you. The devices are offered in 20-pin SOIC, 28-pin SOIC and 44-pin LLP chip scale packages. The operating voltage is well suited to battery applications with a range of 2.25 V to 2.75 V. For more details, see the device-specific data sheet.

The COP8TAB9 and COP8TAC9 are also supported by low cost ROM devices (COP8TAB5 and COP8TAC5) for large volume applications.

2 Highlights of COP8TAx9 Enhancements Over COP8SAx7

- The operating voltage has been reduced for lower power dissipation, reduced emissions and better suitability for battery powered applications (2.25 V to 2.75 V).
- The dynamic supply current is lower.
- A programmable clock divider has been provided to dynamically reduce the frequency of operation. This allows you to reduce power dissipation at times of low performance requirement while maintaining the capability to quickly increase performance when it is required.
- The R/C oscillator option is expanded to include the choice of selecting on-chip R/C components.
- Accuracy of the R/C oscillator is improved to $\pm 20\%$.
- COP8SAx7's port D is replaced with a bi-directional port J.
- All inputs utilize Schmitt trigger circuitry for improved noise immunity.
- The user-selectable power-on reset feature is added, in addition to the ability to reset the device externally. The on-chip power-on reset eliminates the need for using external components associated with reset circuitry.
- The unique power saving multi-input wakeup feature is expanded to include port C pins.
- The ACCESS.Bus serial interface has been added to provide greater flexibility in interfacing with host processors and peripherals. The ACCESS.Bus serial interface is compatible with the popular I2C and SMBus interfaces. The ACCESS.Bus interface can optionally be made compatible with busses operating at 1.8 V logic levels.
- The option register is expanded to select additional user-selectable features such as WATCHDOG, on-chip R/C oscillator (with either fixed value on-chip or user-supplied off-chip frequency control resistor), on-chip crystal oscillator biasing resistor, HALT mode and selection of 1.8 V compatibility for ACCESS.Bus inputs.

3 Summary of Differences Between COP8SAx7 and COP8TAx9

Table 1 provides a detailed summary of differences between the COP8SAx7 and COP8TAx9.

Table 1. Differences Between COP8SAx7 and COP8TAx9

Features	COP8SAx7	COP8TAx9
Operating Voltage	2.7 V to 5.5 V	2.25 V to 2.75 V
Dynamic Supply Current CKI = 10 MHz	10 mA @ 5.0 V	6 mA @ 2.5 V
Typical HALT Current	< 4 μ A	<2.5 μ A
Maximum Clock Frequency	Crystal: 10 MHz, R/C 6MHz, External 10MHz	Crystal: 15 MHz, R/C 15 MHz, External 15 MHz
Port L0-L7	Port L has Schmitt Trigger inputs.	All inputs have Schmitt Triggers.
Port L0-L3 Min Sink Current	15 mA, Vol = 1.0 V at $V_{CC} = 4.5$ V	All outputs with 10mA sink capability. Vol = 0.4 V at $V_{CC} = 2.25$ V
R/C Oscillator	On-Chip R/C or On-Chip R/C with External Capacitor.	On-chip R/C or on-chip R/C with external resistor.
R/C Oscillator Frequency Tolerance	R/C Oscillator tolerance is $\pm 35\%$. Maximum R/C Oscillator Frequency is 6 MHz.	On-chip R/C Oscillator tolerance is about $\pm 20\%$. The addition of precision external frequency control resistor improves this tolerance to $\pm 10\%$. The maximum R/C oscillator frequency (with external resistor) is 15 MHz.
Programmable Clock Divider	None. The internal clock is fixed to the CKI frequency.	A programmable clock divider has been provided that allows you to dynamically divide the input clock by an integer value and control power and performance.
Output Only Port	Port D is output only.	Port D is replaced with an 8-bit I/O (port J). Port J is reset to output high state for software compatibility.
Pin G1		When the WATCHDOG output is enabled on pin G1, a weak pullup is enabled that removes the requirement for external pullup resistor.
Pins G0-G3		New emulator interface that allows every device to be its own emulator.
RAM Map	Location DC (hex) is used to access the port D output register. This register is set to FF (hex) on RESET. Locations DD and DE (hex) are reserved.	Location DC (hex) is used to access the port J output register. Location DD (hex) is used to access the port J configuration register. These registers are set to FF (hex) on RESET. Location DE (hex) is used to read current state of the port J pins.
Reset/POR	External reset or on-chip, user-selectable power-on reset. The external RC delay must be greater than 5x power supply rise time or 15 ms, whichever is greater.	Power-on reset is always enabled, however external reset is, internally, functionally ORed with power-on reset. External reset can be used to extend the power-on reset or to reset the device during stable power.
ACCESS.Bus	None	The ACCESS.Bus synchronous serial interface has been added to provide greater flexibility in interfacing to peripherals and host processors. ACCESS.Bus is compatible with I2C and SMBus interfaces.

Table 1. Differences Between COP8SAx7 and COP8TAx9 (continued)

Features	COP8SAx7	COP8TAx9
ECON/option register	For specifics of ECON bit assignment, see the device-specific data sheet.	For specifics of ECON bit assignment, see the device-specific data sheet.
	1. The ECON register is resident at the first memory address following the end of available program memory. For example, the ECON register is situated at location 1000 (hex) on the 4k COP8SAC7 device.	1. The option register is resident at the last location of the available program memory. For example, the option register is situated at location 0FFF (hex) on the 4k COP8TAC9 device.
	2. The least significant bit of the ECON register is used for the HALT enable function on the COP8SAx7 devices. For specifics of option register bit assignment, see the device-specific data sheet.	2. The least significant bit of the option register is now used for the FLEX bit. This bit determines the source of instructions for execution on exit from RESET.
		3. The power-on reset selection has been eliminated, since the power-on reset is always enabled. This bit is used as a third bit for oscillator mode selection.
		4. The most significant bit of the option register provides the capability to interface the ACCESS.Bus with 1.8 V logic levels.
Idle Timer/ Idle Mode	Contains an Idle Timer. Supports Idle Mode.	The idle timer interrupt is programmable to select a longer interval between idle timer interrupts or to provide a longer Idle interval.
Instruction Set	COP888 feature family instruction set.	COP888 feature family instruction set with additional instructions to facilitate user-written In-system programming.
Packages	16-pin SO/DIP, 20-pin SO/DIP, 28-pin SO/DIP, 40-pin DIP, 44-pin PLCC	20-pin SOIC, 28-pin SOIC, 44-pin LLP
Reading Program Memory with Security Enabled	EPROM reads FF (hex). If EPROM is secured, it can't be erased and rewritten. Security bit is protected from malicious erasure.	Flash Reads FF (hex) from external access, however, program memory is not protected from access and updates from the firmware. This facilitates user-written ISP updates.
Emulation	COP8-EM or DM replaces device in target board. Requires socket or adapter.	COP8-DMFlash interfaces via a 14 pin connector that can be placed on the target board right next to the device.
In-System Programmability	Not recommended	Provided via the MICROWIRE/PLUS serial interface and a special program or by the emulator. No high voltages required.
EMI	Contains EMI reduction circuitry.	Lower supply voltage and reduced supply current equate to reduced emissions.



4 Compatibility - Converting From COP8SAx7 to COP8TAx9

Using the differences outlined in [Table 1](#), the following steps should be followed when converting from the COP8SAx7 to the COP8TAx9.

4.1 Hardware Considerations

4.1.1 PC Layout

In order to reduce the effect of digital noise within the device and within the system, the pinout of the device has been changed. The comparative pinouts for 20 and 28 pin SOIC devices are shown in [Figure 1](#) and [Figure 2](#). A 44LLP (chip scale surface mount) package has been provided for those that require a greater number of I/O port pins.


Figure 1. Comparative Pinouts for 20 Pin SOIC

Figure 2. Comparative Pinouts for 28 Pin SOIC

4.1.2 ECON Register vs Option Byte

- **R/C Oscillator**

Bits 6 and 4 of the option register must be programmed with 0. This will select the R/C oscillator. External components are not needed unless a different operating frequency is required. For a different operating frequency, bit 3 of the option register must be set and an external resistor needs to be added from the CKI to the GND pin. This resistor defines a current that is used to control the internal frequency. For the appropriate resistor value, see the device-specific data sheet. There are differences in R/C oscillator tolerances between the COP8SAx7 and COP8TAx9. For comparison, see the device-specific data sheets.

- **Crystal Oscillator**

Bits 6 and 4 of option register must be programmed with 0 and 1, respectively. Bit 3 of the option register will then select the internal or external bias resistor depending on its state of 0 or 1, respectively.

- **External Oscillator**

Bit 6 of option register must be programmed with 1 to enable the external clock.

- **Reset**
Power-on reset is always enabled. There is no setting for this in the option register.
- **HALT Mode**
Bit 1 of option register must be programmed with 1 to disable the HALT mode.
- **WATCHDOG**
Bit 2 of option register must be programmed with 1 to disable the WATCHDOG logic. This allows the G1 pin to serve as a general-purpose input/output (GPIO).
- **RAM**
RAM size does not vary by device. COP8TAB9 and COP8TAC9 have 128 bytes of RAM.
- **Bit 7 of Option Register**
When this bit is set, and the ACCESS.Bus is enabled, the input thresholds of pins L0 (SDA), L1 (SCL) and L2 are adjusted to be compatible with 1.8 V logic.
- **Bit 0 of Option Register**
This bit (FLEX) determines the source of instructions for execution on exit from RESET. If this bit is set, instruction execution will start from location 0 of the Flash memory. If this bit is cleared, instruction execution starts from location 0 of the resident 1k Boot ROM and enters the MICROWIRE/PLUS ISP mode of operation.
- **In-System Programmability**
One of the most useful improvements of moving from EPROM to Flash is the addition of in-system programmability and reprogrammability. The COP8TAx9 devices provide you with the capability to include this capability in production systems with little impact on the final application. In-system programming can be performed by two methods:
 - The device contains a 1k byte Boot ROM that includes the firmware to communicate with a host via the MICROWIRE/PLUS serial interface and program the device. The Boot ROM code will be executed automatically if Bit 7 (FLEX) of the option register is cleared on exit from RESET. This is the case with all devices shipped from the factory.
 - Your program can provide the capability to update the Flash memory using any chosen communication method. The code can link to subroutines in the Boot ROM, which can read and write individual bytes and blocks of Flash memory and also erase 512 byte pages or the entire Flash memory. Note that if the entire Flash memory is erased, the Boot ROM will initiate the MICROWIRE/PLUS ISP operation.The device can be forced into the MICROWIRE/PLUS ISP mode, regardless of the state of the flex bit through simple techniques. For more information, see the device-specific data sheet.
- **Emulation**
Device emulation during development is considerably easier with Flash-based microcontrollers. The COP8TAx9 devices employ a technique that requires only the interruption of RESET and four port pins between the device and the system. In this way, development can be performed using the final production package in the final production board. The emulation connector can be replaced by simple jumpers for shipment to customers.

4.2 Software Considerations

- **Port D/Port J Configuration**
Since port D is replaced by port J on the COP8TAx9, port J is configured as outputs in a high state upon reset. This means port J data register (RAM location DC (hex)) and port J configuration register (RAM location DD (hex)) both contain values of FF (hex) upon reset and user code may use port J the same as port D without software changes. In addition, port J is read into RAM location DE (hex) and port J may be used as a fully bidirectional port.

- **Interrupt Handling**

The COP8TAx9, adds one additional interrupt source from the ACCESS.Bus interface. In order to keep the COP8SAx7 interrupt handling code compatible with the COP8TAx9, the ACCESS.Bus interrupt source that is available on the COP8TAx9 must be disabled. The enable bit associated with this additional interrupt source resides in the ACBCTL1 register (RAM location BB (hex)) and is cleared upon reset. Therefore, there is no code modification required as long as you keep the new additional source disabled.

As with all unused interrupts, it is recommended that you set up the interrupt handler to disable the ACCESS.Bus interrupt, should one occur. This can be accomplished by providing an interrupt subroutine that clears the pending bit and disables the ACCESS.Bus interrupt.

```

ACCESS:
RBIT ENABLE,ACBCTL2          ; DISABLE
                              ; ACCESS.BUS MODULE
RBIT INTEN,ACBCTL1          ;DISABLE ACCESS.BUS
                              ;INTERRUPT
RETI                          ;RETURN FROM INTERRUPT
.= 01E0
.ADDRW DEFVIS                ;NO INTERRUPT IS PENDING
                              ;THIS IS A VALID CONDITION IF A
                              ;LEGAL INTERRUPT OCCURRED
                              ;DURING AN INSTRUCTION THAT
                              ;DISABLED IT
.ADDRW LPINT                 ;L/C PORT (MIWU) INTERRUPT
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW RSVD                  ;RESERVED INTERRUPT. THIS
                              ;SHOULDN'T HAPPEN
.ADDRW ACCESS                ;ACCESS.BUS INTERRUPT
.ADDRW UWIREINT              ;MICROWIRE+
                              ;INTERRUPT
.ADDRW T1BINT                ;TIMER T1B INTERRUPT
.ADDRW T1AINT                ;TIMER T1A/UNDERFLOW
                              ;INTERRUPT
.ADDRW T0UND                 ;T0 UNDERFLOW INTERRUPT
.ADDRW EXTINT                ;EXTERNAL (G0) INTERRUPT
.ADDRW NMINT                 ;NMI INTERRUPT. NOT
                              ;IMPLEMENTED ON THIS CHIP
.ADDRW TRAP                  ;SOFTWARE TRAP

```

- **Timer T0 (Idle Timer)**

The enhanced capability of the COP8TAx9 idle timer allows you to program the idle timer interrupt and idle mode wakeup interval. Available interval selections include 4096 (4k - reset default), 8192 (8k), 16384 (16k), 32768 (32k) or 65536 (64k) instruction cycles. For more information, see the COP8TAx9 data sheet. If you do not wish to change the idle timer interval, no program changes are necessary, however, you may want to take advantage of the power reduction of a reduced number of wakeups in a given time period.

- **Option Register Location**

The option register is resident at the last location of the available program memory. For example, the option register is situated at location 0FFF (hex) on the 4k COP8TAC9 device. This location becomes unavailable to the program and always provides a 0 when accessed by the program memory for either data or instruction fetch. This provides protection from accidentally executing this instruction by causing a software trap (INTR instruction).

4.3 ADDITIONAL FUNCTIONALITY

The COP8TAx9 devices provide additional functionality beyond that provided by the COP8SAx7. This additional functionality provides you with the opportunity for application upgrades.

- **ACCESS.Bus**

- The ACCESS.Bus synchronous serial communications protocol is compatible with the I2C and SMBus protocols. This allows you greater flexibility in the choice of peripheral devices and communications channels.
- ACCESS.Bus is compatible with I2C and SMBus interfaces. This can eliminate the need for “bit banging” code, which simulates these interfaces and may actually reduce the required code space. If you choose not to use this interface, no program changes are necessary.

- **Programmable Clock Divider**

- The device includes an on-chip clock divider that allows you to reduce the effective operating frequency of the device by dividing the input clock frequency by an integer value.
- By reducing the effective clock frequency, power dissipation is reduced, although not as much as reducing the input frequency, however, you are still provided with a powerful tool that can tailor the power dissipation to the processing needs of the moment. Switching from faster clock to slower (or vice-versa) is quick, glitch free and requires only a write to a single register.
- If you choose not to take advantage of this feature, no changes need to be made to the program.

- **Multi-Input Wakeup**

- Both devices offer the power saving multi-input wakeup feature, however the COP8TAx9 offers up to 8 additional multi-input wakeup inputs. These additional inputs are an alternate function of port C. Still, there is no code change required because, during reset initialization, the port C wakeup enable register (RAM address location 85 (hex)) is cleared, thus, disabling the port C multi-input wakeup feature.
- Pin L0 has an alternate function of the ACCESS.Bus SDA line. This allows you to select wakeup on ACCESS.Bus activity. The byte transfer, which accomplishes the wakeup of the device, will be lost; however, this can be considered in system design.

- **In-System Programming**

One of the benefits of Flash memory over EPROM is that ease of programming and reprogramming, often in-system. COP8TAx devices provide a simple means for initial and update programming, via the MICROWIRE/Plus interface without removal from the system.

- **Emulation**

Non Flash-based COP8 devices require special emulation devices for use with in-system emulators for development. COP8TAx9 devices are designed such that, with the inclusion of a standard 14 pin header (0.1 in. X 0.1 in. spacing) on the application board, the emulation system can be connected to any production unit. This provides easy debugging of field returns and an additional means of programming.

- **Virtual EEPROM**

Field configurable applications often require non-volatile memory to maintain configuration options from one use to another. One or more pages (512 byte increments) of the COP8TAx9 device's Flash memory can be reserved within the application for the storage of configuration information. By calling subroutines in the Boot ROM, you can erase and reprogram pages of the Flash memory under program control.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com