

# TPS65921 USB Charger Detection

---

## ABSTRACT

The TPS65921 has a USB charger detection system. This document intends to clarify the use of this feature.

---

### Contents

1	Introduction .....	1
2	Requirement Before Starting a USB Charger Detection .....	1
3	Enabling USB Charger Detection FSM .....	6
4	Reading USB Charger Detection Result .....	7
5	Stopping Charger Detection .....	7

### List of Tables

1	USB_DTCT_CTRL.....	2
2	VUSB1V5_DEV_GRP .....	3
3	VUSB1V8_DEV_GRP .....	3
4	VUSB3V1_DEV_GRP .....	4
5	FUNC_CTRL .....	5
6	PHY_PWR_CTRL.....	6
7	ACCISR1 .....	7

## 1 Introduction

The TPS65921 has a USB connection monitoring system that can determine if a USB100 or USB500 is connected.

- USB100: Refers to standard downstream port (SDP)
- USB500: Refers to charging downstream port (CDP) or dedicated charging port (DCP)

This document explains how use this capability.

## 2 Requirement Before Starting a USB Charger Detection

### 2.1 TPS65921 State

The USB charger detection Finite State-Machine (FSM) works only when the TPS65921 is in ACTIVE or SLEEP state (SYSACTIV = high, corresponding to the NRESPWRON signal).

### 2.2 VBUS Presence

For the USB charger detection to function, the USB\_P signal must be High (VBUS presence with 10ms debounce).

USB\_P status can be read in bit 4 of the [USB\\_DTCT\\_CTRL](#) register.

#### 2.2.1 USB\_DTCT\_CTRL Register

**Table 1. USB\_DTCT\_CTRL**

<b>I2C address</b>	0x4A		
<b>Register address</b>	0x76	<b>Instance</b>	ACCESSORY_VINTDIG
<b>Description</b>	Battery charger controller (BCC) status bits		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
RESERVED	USB_500	USB_100	USB_P_STS	USB_DET_STS		USB_SW_CHRG_CTRL_EN	USB_HW_CHRG_DET_EN

Bits	Field Name	Description	Type	Reset
7	RESERVED		ROReturns0s	0
6	USB_500	Can be write-only when USB_SW_CHRG_CTRL_EN is set to 1. Set USB500_P signal. Status of FSM USB500_P when USB_SW_CHRG_CTRL_EN is disabled and USB_HW_CHRG_DET_EN set to 1.	RW	0
5	USB_100	Can be write-only when USB_SW_CHRG_CTRL_EN is set to 1. Set USB100_P signal. Status of FSM USB100_P when USB_SW_CHRG_CTRL_EN is disabled and USB_HW_CHRG_DET_EN set to 1.	RW	0
4	USB_P_STS	Status of USBVBUS_PRES signal with 10 ms debounce time. When set to 1, USB FSM is active according to enable bit setting.	RO	0
3:2	USB_DET_STS	Status of USB charger presence and USB charger type. Read 0x0: 00 => No USB charger detected. Read 0x1: 01 => 100-mA charger detected. Read 0x2: 10 => 500-mA charger detected. Read 0x3: 11 => Undefined.	RO	0x0
1	USB_SW_CHRG_CTRL_EN	Let the software control USB current sources and comparator outputs directly through register. USB dedicated FSM for detection is bypassed if this bit is set to 1.	RW	0
0	USB_HW_CHRG_DET_EN	Software enable of USB hardware FSM for USB detection. Enable automatic charger detection (used to enable CHGD IBIAS block). Once enabled, the USB_CHG_TYPE interrupt is generated once a USB 100-mA or USB 500-mA charger is detected.	RW	0

### 2.3 USB Transceiver Configuration

Software must configure the power resources and USB transceiver.

To access the USB registers, [VUSB3P1](#), [VUSB1P8](#), [VUSP1P5](#) must be ON.

Dedicated DP/DM (15k) pulldowns have been added in the charger detection analog block. They are physically distinct from DP/DM (15k) pulldowns in the USB PHY block controlled by the OTG\_CTRL[1] DPPULLDOWN and OTG\_CTRL[2] DMPULLDOWN bits.

In ACTIVE and SLEEP states, the DPPULLDOWN and DMPULLDOWN bits in the OTG\_CTRL register are 1 by default.

To avoid any detection error, software must ensure that the USB transceiver is not driving the DP and DM pins by setting the **FUNC\_CTRL[4:3]** OPMODE bit field to 0x1 (nondriving) before initiating charger detection.

Setting the USB transceiver in nondriving mode automatically disables the DPPULLDOWN and DMPULLDOWN bits. Also, the USB PHY can be powered down before starting USB charger detection (the USB PHY can be powered down by setting the **PHY\_PWR\_CTRL[0]** PHYPWD bit to 1). Powering down the USB PHY is not mandatory, however, because setting the **FUNC\_CTRL[4:3]** OPMODE bit field to 0x1 is already sufficient to avoid charger detection conflict.

### 2.3.1 VUSB1V5\_DEV\_GRP Register

**Table 2. VUSB1V5\_DEV\_GRP**

<b>I2C address</b>	0x4B		
<b>Register address</b>	0xCC	<b>Instance</b>	PM_RECEIVER
<b>Description</b>	Voltage regulator: VUSB1V5 device group register (VRRTC domain)		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
DEV_GRP			WARM_CFG	STATE			

Bits	Field Name	Description	Type	Reset
7:5	DEV_GRP	Device group 000: Belongs to no device group 001: Belongs to P1 device group 010: Belongs to P2 device group 011: Belongs to P1 and P2 device groups 100: Belongs to P3 device group 101: Belongs to P1 and P3 device groups 110: Belongs to P2 and P3 device groups 111: Belongs to all device groups	RW	0x0
4	WARM_CFG	1: When the resource is in the WARMRESET state, DEV_GRP is set to 111 and the vsel is set back to the default value. 0: When the resource is in the WARMRESET state, DEV_GRP is not changed and the vsel is set back to the default value.	RW	0
3:0	STATE	Current state of the resource	RO	0x0

### 2.3.2 VUSB1V8\_DEV\_GRP Register

**Table 3. VUSB1V8\_DEV\_GRP**

<b>I2C address</b>	0x4B		
<b>Register address</b>	0xCF	<b>Instance</b>	PM_RECEIVER
<b>Description</b>	Voltage regulator: VUSB1V8 device group register (VRRTC domain)		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
DEV_GRP			WARM_CFG	STATE			

Bits	Field Name	Description	Type	Reset
7:5	DEV_GRP	Device group 000: Belongs to no device group 001: Belongs to P1 device group 010: Belongs to P2 device group 011: Belongs to P1 and P2 device groups 100: Belongs to P3 device group 101: Belongs to P1 and P3 device groups 110: Belongs to P2 and P3 device groups 111: Belongs to all device groups	RW	0x0
4	WARM_CFG	1: When the resource is in the WARMRESET state, DEV_GRP is set to 111 and the vsel is set back to the default value. 0: When the resource is in the WARMRESET state, DEV_GRP is not changed and the vsel is set back to the default value.	RW	0
3:0	STATE	Current state of the resource	RO	0x0

### 2.3.3 VUSB3V1\_DEV\_GRP Register

**Table 4. VUSB3V1\_DEV\_GRP**

<b>I2C address</b>	0x4B		
<b>Register address</b>	0xD2	<b>Instance</b>	PM_RECEIVER
<b>Description</b>	Voltage regulator: VUSB3V1 device group register (VRRTC domain)		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
DEV_GRP			WARM_CFG	STATE			

Bits	Field Name	Description	Type	Reset
7:5	DEV_GRP	Device group 000: Belongs to no device group 001: Belongs to P1 device group 010: Belongs to P2 device group 011: Belongs to P1 and P2 device groups 100: Belongs to P3 device group 101: Belongs to P1 and P3 device groups 110: Belongs to P2 and P3 device groups 111: Belongs to all device groups	RW	0x7
4	WARM_CFG	1: When the resource is in the WARMRESET state, DEV_GRP is set to 111 and the vsel is set back to the default value. 0: When the resource is in the WARMRESET state, DEV_GRP is not changed and the vsel is set back to the default value.	RW	0
3:0	STATE	Current state of the resource	RO	0x0

### 2.3.4 FUNC\_CTRL Register

**Table 5. FUNC\_CTRL**

<b>I2C address</b>	0x48		
<b>Register address</b>	0x04	<b>Instance</b>	USB
<b>Description</b>	Controls UTMI function settings of the PHY.		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
RESERVED	SUSPENDM	RESET	OPMODE		TERMSELECT	XCVRSELECT	

Bits	Field Name	Description	Type	Reset
7	RESERVED		RO	0
6	SUSPENDM	Active low PHY suspend. Put PHY into low-power mode. In low-power mode the PHY powers down all blocks except the full-speed receiver, OTG comparators, and the ULPI interface pins. The PHY automatically sets this bit to 1 when low-power mode is exited.	RW	1
5	RESET	Active high transceiver reset. Does not reset the ULPI interface or ULPI register set. Once set, the PHY asserts the DIR signal and resets the UTMI core. When the reset is complete, the PHY deasserts DIR and clears this bit. After deasserting DIR, the PHY reasserts DIR and sends an RX command update. <b>Note:</b> This bit is auto-cleared; this explains why it cannot be read at 1.	RW	0
4:3	OPMODE	Select the required bit encoding style during transmit: 0x0: Normal operation 0x1: Nondriving 0x2: Disable bit-stuff and NRZI encoding 0x3: Reserved	RW	0x0
2	TERMSELECT	Controls the internal 1.5-k $\Omega$ pullup resistor and 45- $\Omega$ HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown, and DmPulldown.	RW	0
1:0	XCVRSELECT	Select the required transceiver speed.	RW	0x1

### 2.3.5 PHY\_PWR\_CTRL Register

**Table 6. PHY\_PWR\_CTRL**

<b>I2C address</b>	0x48		
<b>Register address</b>	0xFD	<b>Instance</b>	USB
<b>Description</b>	Controls the PHY state. It can be access only through I2C.		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PHYPWD

Bits	Field Name	Description	Type	Reset
7	RESERVED		RO	0
6	RESERVED		RO	0
5	RESERVED		RO	0
4	RESERVED		RO	0
3	RESERVED		RO	0
2	RESERVED		RO	0
1	RESERVED		RO	0
0	PHYPWD	Power down entire PHY. 0b: Normal state 1b: Power down	RW	0

### 3 Enabling USB Charger Detection FSM

To enable the USB charger detection FSM, the following accesses must be performed:

1. Set USB\_SW\_CHRG\_CTRL\_EN (set bit 1 of [USB\\_DTCT\\_CTRL](#) to 1).
2. Set USB\_HW\_CHRG\_DET\_EN and unset USB\_SW\_CHRG\_CTRL\_EN (set bit 1 and bit 0 of [USB\\_DTCT\\_CTRL](#) to 1).

## 4 Reading USB Charger Detection Result

An interrupt occurs once a charger is detected. The INT1 line is pulled down and bit 0 of the [ACCISR1](#) register is set to logic 1. Set this bit to 1 to release the interrupt line.

The detection result can be read in the USB\_DET\_STS[1:0] bit field of the [USB\\_DTCT\\_CTRL](#) register.

### 4.1 ACCISR1 Register

**Table 7. ACCISR1**

<b>I2C address</b>	0x4A		
<b>Register address</b>	0x79	<b>Instance</b>	ACCESSORY_VINTDIG
<b>Description</b>	The INTERRUPT STATUS ISR1A REGISTER is used to determine which monitoring function interrupt triggered the interrupt line PO_BCI_SIH_INT1_N request. When a bit in this register is set to 1, it indicates that the corresponding monitoring function is requesting the interrupt. However, the user cannot generate an interrupt by writing a 1 to the INTERRUPT STATUS ISR1 REGISTER. When a bit in this register is set to 1 then the corresponding interrupt line is released. If the user sets a bit in this register to 0, the value remains unchanged. The INTERRUPT STATUS ISR1 REGISTER is synchronous with the interface OCP clock.		
<b>Type</b>	RW		

7	6	5	4	3	2	1	0
RESERVED							USB_CHRG_TYPE_ISR1

Bits	Field Name	Description	Type	Reset
7:1	RESERVED		RO	0x00
0	USB_CHRG_TYPE_ISR1	Interrupt USB_CHG_TYPE is generated once automatic detection detects a USB 100-mA or USB 500-mA charger. This interrupt is only available when: Write 0: No impact; register keeps its value Read 0: No interrupt set Read 1: Interrupt set Write 1: When set to 1, the corresponding line is released	RW	0

## 5 Stopping Charger Detection

Software must stop the charger detection such that the timing complies with the USB connect ECN TSVLD\_CON\_PWD specification of 1 s.

To stop the detection, set USB\_HW\_CHRG\_DET\_EN to 0 (set bit 0 of [USB\\_DTCT\\_CTRL](#) to 0)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>	Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>	Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Energy	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Space, Avionics & Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>	Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2010, Texas Instruments Incorporated