




AFE7950-SP 4T4R1F Reference Design







S-BAND


X-BAND

Note: Match values are placeholders only


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable:	Designed for:	Mod. Date: 12/16/2021
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: Proto	Sheet: 3 of 11
Drawn By:	File: TX_RF Output_SchDoc	Size: B
Engineer:	Contact:	





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 12/1/2022	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments
TID #:	Project Title:		
Number:	Rev:	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: Proto	Sheet: 5 of 11	
Drawn By:	File: LMX2694_SchDoc	Size: B	
Engineer:	Contact:		



Note 1: DNP
DS1.9k

Note: CP values pulled from std config

Note 1: C = 0.01uF replaced with 0 ohm to ground for Y1 (TCXO); open R64


Note: Minimal components; no Vdiv, no cap load

Option to feed Ref to LMX

Swap for Routing


CP1 contingency of use VCXO

1. Fast SPI (FSPICLK-D and (FSPIDA-D) not used
2. Used to control external LNA if desired
3. JTAG connection; generally not needed
4. Null
5. Provide TDD control to FMC except FB2 as it is not routed to RF out
6. Null
7. Connected to Aux inputs similar to AFE79xx EVM
8. Monitor power status and lock detect status; voltage divider to keep max at 1.4V



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable:	Designed for:	Mod. Date: 12/1/2022	 http://www.ti.com
TID #:	Project Title:		
Number:	Rev:	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: Proto	Sheet: 6 of 11	
Drawn By:	File: AFE7950 Clock.SchDoc	Size: B	
Engineer:	Contact:		© Texas Instruments



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 12/1/2022
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: Proto	Sheet: 7 of 11
Drawn By:	File: AFE7950 Power.SchDoc	Size: B
Engineer:	Contact:	





ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01	ASP-134487-01
GND									
GND									

T1TX Std Config	Flipped	T1RX Std Config	Flipped
A2 - STX8	STX1	C2 - SRX8	SRX1
C6 - STX7	STX2	A22 - SRX7	SRX2
A6 - STX6	STX3 (inv)	A26 - SRX6	SRX3
A10 - STX5	STX4	A30 - SRX5	SRX4
B12 - STX4	STX5 (inv)	B32 - SRX4	SRX5 (inv)
A14 - STX3	STX6	A34 - SRX3	SRX6 (inv)
B16 - STX2	STX7 (inv)	B36 - SRX2	SRX7 (inv)
A18 - STX1	STX8 (inv)	A38 - SRX1	SRX8 (inv)

Note 1: SPIA SEN placed on pin H-37 designated as SPI0_CSBJ[2] b/c H-34,35 allocated for SysRef
 Note 2: Allocate standard 3V3 pins for 5V; option to pull in allocated 12V pins if more pins needed for current distribution.


Note 2

Vcc In

Orderable:	Designed for:	Mod. Date: 12/10/2021
TID #:	Project Title:	
Number:	Rev:	Sheet: 8 of 11
SVN Rev: Not in version control	Assembly Variant: Proto	
Drawn By:	File: FMC_Section.SchDoc	Size: B
Engineer:	Contact:	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.







Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 12/10/2021
TID #:	Project Title:	
Number:	Rev:	Sheet: 9 of 11
SVN Rev: Not in version control	Assembly Variant: Proto	File: PowerBlockDiag.SchDoc
Drawn By:	File:	Size: B
Engineer:	Contact:	http://www.ti.com








- Note 1: RFBT low enough that no CFF needed
- Note 2: Vout < 3.3V; Vbias not used; tied to ground
- Note 3: CBoot recommended 47 nF
- Note 4: CVcc recommended 2.2 uF; use 220 nF based on MIL availability
- Note 5: Target Fsw = 1 MHz
- Note 6: R/L/FB + C provides RC/LC filtering of any noise/spurs to infecting Vcc supply from DC-DC
- Note 7: Null
- Note 8: 3.3V PGOOD not used for anything but placeholder applied



- Note 1: 100 kohm FSW 765 kHz; max for low Vout
- Note 2: Comp Filter ideal given FSW: 370 ohm, 45 nF
- Note 3: Rough value for RSC resistor
- Note 4: Increase from 51k to 62k corresponding to 0.912V to 0.978V to account for FB voltage drop

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 12/1/2022	 http://www.ti.com
TID #:	Project Title:		
Number:	Rev:	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: Proto	Sheet: 10 of 11	
Drawn By:	File: Power Section1.SchDoc	Size: B	
Engineer:	Contact:		© Texas Instruments



- Note 1: RFBT low enough that no CFF needed
- Note 2: Vout < 3.3V; Vbias not used; tied to ground
- Note 3: CBoot recommended 47 nF; use 18 nF based on MIL availability
- Note 4: CVcc recommended 2.2 µF; use 18 nF based on MIL availability
- Note 5: Target Fsw = 1 MHz
- Note 6: R/L/FB + C offers filtering to Vcc_In
- Note 7: Nominal voltage 1.9V to account for Filter Loss

Layout Rework

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 12/1/2022	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments
TID #:	Project Title:		
Number:	Rev:	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: Proto	Sheet: 11 of 11	
Drawn By:	File: Power Section2.SchDoc	Size: B	
Engineer:	Contact:		

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated