




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Overlay	TID #: 00917		
PLOT NAME = Top Overlay	GENERATED : 11/25/2016 11:56:25 AM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Solder	TID #: 00917		
PLOT NAME = Top Solder Mask	GENERATED : 11/25/2016 11:56:26 AM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Paste	TID #: 00917		
PLOT NAME = Top Paste	GENERATED : 11/25/2016 11:56:26 AM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Layer	TID #: 00917		
PLOT NAME = Top Layer	GENERATED : 11/25/2016 11:56:27 AM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Layer	TID #: 00917		
PLOT NAME = Bottom Layer	GENERATED : 11/25/2016 11:56:28 AM		TEXAS INSTRUMENTS



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Solder	TID #: 00917		
PLOT NAME = Bottom Solder Mask	GENERATED : 11/25/2016 11:56:28 AM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Paste	TID #: 00917		
PLOT NAME = Bottom Paste	GENERATED : 11/25/2016 11:56:29 AM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Overlay	TID #: 00917		
PLOT NAME = Bottom Overlay	GENERATED : 11/25/2016 11:56:30 AM	TEXAS INSTRUMENTS	

1

2

3

4

5

6

A

B

C

D

A

B

C

D

Layer Stack Up Detail for: TIDA-00917-E1.Pcbdoc			
Layer Name	Order Document	Copper Thickness	Dielectric Material
Top Solder Mask	C.GTS		Solder Resist
Top Layer	C.GTL	1.4mil	FR4-High Tg
Bottom Layer	C.GBL	1.4mil	FR4-High Tg
Bottom Solder Mask	C.GBS		Solder Resist

DESIGN INFORMATION

BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)
105.54MM X 139.84MM

Number of Layers : 2
 MIN. TRACK WIDTH: 15 MIL
 MIN. CLEARANCE: 8 MIL
 MIN. VIA DRILL SIZE: 12 MIL

MINIMUM ANNULAR RING 6 MIL (0.1524 mm) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL

MATERIAL:
 FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 63 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

COPPER THICKNESS (FINISHED):
 OUTER: 1.4MIL (1oz) 2MIL (1.4oz) 2.8MIL (2oz)
 INNER SIGNAL: 1.4MIL (1oz) 2.8MIL (2oz) N/A

DRILLING:
 REFERENCE: AS SHOWN NC_DRILL FILES
 PTH MIN COPPER THICKNESS: 1MIL OTHER _____


BOARD FINISH:
 SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR:
 GREEN BLUE OTHER _____

SURFACE FINISH: IMMERSION GOLD (ENG) ENERPIG
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRIM PER MECH LAYER 1
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 UL 94V-0 RoHS OTHER PER ORDER

ADDITIONAL REQUIREMENTS: VIA TENTING: YES NO
 MICROSECTION: YES IMPEDANCE CONTROL: YES NO
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER
 MANUFACTURER'S UL: RAIL METAL SILK



Symbol	Hit Count	Tool Size	Plated	Hole Type
○	5	12mil (0.305mm)	PTH	Round
▽	97	16mil (0.406mm)	PTH	Round
☆	17	40.157mil (1.02mm)	PTH	Round
⊕	14	59.055mil (1.5mm)	PTH	Round
⊗	8	63mil (1.6mm)	PTH	Round
⊠	8	110.236mil (2.8mm)	NPTH	Round
	149 Total			

Drill Table
 FOR 12MIL DRILL +/-12MIL
 FOR 16MIL DRILL +/-16MIL
 FOR PTH DRILL +/-3MIL
 FOR NPTH DRILL +/-2MIL

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Drill Drawing	TID #: 00917		
PLOT NAME = Drill Drawing	GENERATED : 11/25/2016 11:56:30 AM	TEXAS INSTRUMENTS	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

TEXAS INSTRUMENTS

PROJECT TITLE:
TIDA-00917

DESIGNED FOR:
Public Release

FILE NAME:
TIDA-00917.PcbDoc

ENGINEER:
AB/PN

LAYOUT BY:
Avinash N

SCALE: 1,00

ALTIM DESIGNER VERSION:
16.1.9.221

1


2

3

4

5

6



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00917	REV: E1	SUN REV: Not In VersionControl
LAYER NAME =	TID #: 00917		
PLOT NAME = Board Dimensions	GENERATED : 11/25/2016 11:56:32 AM	TEXAS INSTRUMENTS	

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated