




DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
⊕	160.0	+3.0/-3.0	PLATED	4
▲	140.0	+3.0/-3.0	PLATED	1
▲	120.0	+3.0/-3.0	PLATED	2
⊙	98.0	+3.0/-3.0	PLATED	2
J	90.55	+3.0/-3.0	PLATED	4
+	73.0	+3.0/-3.0	PLATED	3
+	62.99	+2.99/-2.99	PLATED	4
+	59.06	+2.99/-2.99	PLATED	1
●	52.0	+3.0/-3.0	PLATED	9
•	40.0	+3.0/-3.0	PLATED	10
•	39.0	+3.0/-3.0	PLATED	3
•	38.0	+3.0/-3.0	PLATED	41
•	12.0	+0.0/-12.0	PLATED	12
•	8.0	+0.0/-8.0	PLATED	302
p	55.12	+1.97/-1.97	NON-PLATED	1
•	41.34	+1.0/-1.0	NON-PLATED	4
⊖	106.3x35.43	+1.97/-1.97	PLATED	4
⊖	66.93x35.43	+3.15/-3.15	PLATED	4
⊖	62.99x23.62	+1.97/-1.97	PLATED	2
•	51.18x23.62	+1.97/-1.97	PLATED	2
•	43.31x23.62	+1.97/-1.97	PLATED	2
•	33.46x25.59	+3.15/-3.15	PLATED	2





- GENERAL NOTES, UNLESS OTHERWISE SPECIFIED
1. ALL FABRICATION ITEMS MUST MEET OR EXCEED BEST INDUSTRY PRACTICE : IPC-A-600C (Commercial Std.)
 2. LAMINATE MATERIAL : FR4 POLYGLAD 370 or EQUIVALENT
 3. COPPER WEIGHT : 1oz START INTERNAL, 1/2oz START EXTERNAL
 4. FINISHED BOARD THICKNESS : .062 +/- .005
 5. MAXIMUM WARP AND TWIST TO BE .005 INCH PER INCH
 6. MINIMUM COPPER WALL THICKNESS OF PLATED-THRU HOLES TO BE .001 INCH. THERE MUST BE 1MIL OR GREATER PLATING ON EACH SIDE OF THE BARREL WHEN VIEWED IN THE CROSS SECTION
 7. MINIMUM ANNULAR RING OF PLATED-THRU HOLES TO BE .002 INCH
 8. MAXIMUM ALLOWABLE LINE REDUCTION TO BE 20% OR .002" WHICHEVER IS SMALLER
 9. 0.005" SIGNAL LINES WITH 0.006" SPACING ON LAYER 1 & 6 TO BE IMPEDANCE CONTROLLED 100 OHMS DIFFERENTIAL +/- 5%
 10. 0.008" SIGNAL LINES ON LAYER 1 & 6 TO BE IMPEDANCE CONTROLLED 50 OHMS +/- 5%
 11. DIELECTRIC CONSTANTS ARE CORE : 4.1 PREPREG : 4.1
 12. SOLDERMASK CLEARANCE IS GIVEN AS SAME AS PAD SIZE FOR ALL SMT COMPONENT. VENDOR SHALL OVERSIZE THE MASK CLEARANCES AS PER THEIR MANUFACTURE CAPABILITIES.
 13. 0.008" AND 0.012" DRILL VIAS NEED TO BE TENTED FROM BOTH SIDE.
- PROCESS NOTES
1. CIRCUITRY ON OUTER LAYERS TO BE PLATED WITH : ENIG
 2. SOLDERMASK BOTH SIDES PER ARTWORK : GREEN LPI
 3. SILKSCREEN BOTH SIDES PER ARTWORK : COLOR : WHITE
4. ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIRMENTS. PCB MUST BEAR THE UL094-0-UL REGISTERED MATERIAL ID NUMBER


Krypton Solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 13 - FAB		




	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 9 - SOLDERPASTE TOP		




	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION:		
		LAYER 11 - SILKSCREEN TOP		




↳ rypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 7 - SOLDERMASK TOP		




krypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 1 - TOP		




krypton solutions	BOARD NAME: TMDS181_DP159_ESD2X4EVM_REVA	BOARD REV: 1.0	KSID: XXXXX	JOB NUMBER: XXXXXX
	ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 2 - GND	




krypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 3 - PWR		




krypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 4 - PWR		




krypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 5 - GND		




↳ rypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 6 - BOTTOM		



krypton solutions	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION: LAYER 8 - SOLDERMASK BOTTOM		



	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION:		
		LAYER 12 - SILKSCREEN BOTTOM		



	BOARD NAME:	BOARD REV:	KSID:	JOB NUMBER:
	TMDS181_DP159_ESD2X4EVM_REVA	1.0	XXXXX	XXXXXX
ALL ARTWORK LAYERS VIEWED FROM TOP		LAYER DESCRIPTION:		
		LAYER 10 - SOLDERPASTE BOTTOM		

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated