



TI reference design number: PMP9335 Rev B

Input: 12V

Output 1: 1V @ 10.6A VCCPINT

Output 2: 1V @ 3.7A MGTAVCC

Output 3: 1.8V @ 3.7A VCCPLL

DC-DC Converter Test Results

Table of Contents

1. Circuit Description	3
2. Fabrication	3
3. Efficiency	5
4. Load Regulation	5
5. Thermal	9
Top View.....	9
6. Power Up VCCPINT.....	10
6.1 Power Up at 12V Input – No Load Power Up at 12V Input –10.6A.....	10
6. Power Up VCCPLL.....	10
6.2 Power Up at 12V Input – No Load Power Up at 12V Input –3.7A.....	10
6.3 Power Up Sequencing.....	11
-12V Input – No Load Power Up at 12V Input Full Load.....	11
6.4 Power Down Sequencing.....	11
-12V Input – No Load Power Up at 12V Input Full Load.....	11
7. Clock Synchronization.....	12
7.1 Clock and Phase.....	12
8. Switching and Ripple.....	13
8.1 VCCPINT –10.6A.....	13
9. Switching and Ripple.....	14
9.1 VCCPLL – 3.7A	14
10. Transient Response VCCPINT.....	15
10.1 12V Input – 5A to 10A Step, 100mA/μs, 30 Hz.....	15
10. Transient Response VCCPLL	16
10.2 12V Input –1.8A to 3.7A Step, 100mA/μs, 30 Hz.....	16
11. Current Limit Tests.....	17
11.1 VCCPINT.....	17
-12V input - No Load -12V input - 10.6A	17
11.2 VCCPLL	18
-12V input - No Load -12V input - 3.7A	18
13. Short Circuit Tests.....	19
13.1 VCCPINT No Load VCCPINT 10.6A	19
13.2 VCCPLL No Load VCCPLL 3.7A.....	19
14. Short Circuit Recovery Tests.....	20
14.1 VCCPINT No Load VCCPINT 10.6A	20
14.2 VCCPLL No Load VCCPLL 3.7A.....	20


1. Circuit Description


PMP9335 is designed for Xilinx Zynq FPGA applications. PMP9335 utilizes the TPS84A20 and a TPS84320. This is a multi-output, multi-buck converter that operates at 12Vin and has multiple outputs for power rails. This design uses an external timer to synchronize the switching frequency to 300 kHz; it also employs a controlled power up and power down sequence. This design is configured for approximately 20W.

This board is intended to be used as a “plug in” module, the use of extra bulk capacitance on external pcb is assumed.

2. Fabrication


The PMP9335 is a four layer board with overall dimensions of 2.808” (71mm) x 1.633” (41mm). The copper weight is 1oz on the outer layers and 0.5oz the inner layers.








Bottom Layer



3. Efficiency




4. Load Regulation










5. Thermal

5.1 Steady State Temperature, 12Vin and 20W out.



Top View


The warmest components are the paralleled combination of the TPS84A20. This image displays a 65°C temperature rise.

The temperature rise can be reduced by increasing the copper weight of the PCB.

6. Power Up VCCPINT

6.1 Power Up at 12V Input – No Load


Power Up at 12V Input – 10.6A




6. Power Up VCCPLL

6.2 Power Up at 12V Input – No Load

Power Up at 12V Input – 3.7A




6.3 Power Up Sequencing



Channel 1 VIN
Channel 2 VCCPINT
Channel 3 VCCPLL
Channel 4 MGTAVTT


6.4 Power Down Sequencing



Channel 1 VIN
Channel 2 VCCPINT
Channel 3 VCCPLL
Channel 4 MGTAVTT

7. Clock Synchronization


7.1 Clock and Phase



- Channel 1 LMC555 Sync out
- Channel 2 VCCPINT PH1
- Channel 3 VCCPINT PH2
- Channel 4 VCCPLL

8. Switching and Ripple

8.1 VCCPINT – 10.6A



The cursors indicate 11mV ripple.


Channel 1 VOUT

Channel 3 VCCPINT PH1

Channel 4 VCCPINT PH2

9. Switching and Ripple

9.1 VCCPLL – 3.7A




The cursors indicate less than 13mV ripple

Channel 1 VOUT

Channel 3 VCCPLL PH

10. Transient Response VCCPINT

10.1 12V Input – 5A to 10A Step, 100mA/μs, 30 Hz.



Cursors indicate ~0.45V deviation across output capacitor.


All testing was done with minimal output capacitance. Add additional output capacitance on motherboard to reduce deviation.

Channel 3 VOUT

Channel 4 IOUT

10. Transient Response VCCPLL

10.2 12V Input -1.8A to 3.7A Step, 100mA/μs, 30 Hz.




Cursors indicate ~17.2mV maximum deviation across output capacitor.

All testing was done with minimal output capacitance

Channel 1 VOUT
Channel 4 IOUT


11. Current Limit Tests

11.1 VCCPINT



Channel 3 VOUT
Channel 4 IOU


11.2 VCCPLL




Channel 3 VOUT
Channel 4 IOUT

13. Short Circuit Tests

13.1 VCCPINT No Load




VCCPINT 10.6A




Channel 3 VOUT
Channel 4 IOUT

13.2 VCCPLL No Load




VCCPLL 3.7A




Channel 3 VOUT
Channel 4 IOUT

14. Short Circuit Recovery Tests

14.1 VCCPINT No Load




VCCPINT 10.6A




Channel 3 VOUT
Channel 4 IOUT

14.2 VCCPLL No Load



VCCPLL 3.7A



Channel 3 VOUT
Channel 4 IOUT

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated