


Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair	Hole Tolerance
⊙	23	7.87mil (0.200mm)	PTH	Round	Top Layer - Bottom Layer	
⊕	4	8.00mil (0.203mm)	PTH	Round	Top Layer - Bottom Layer	
□	870	13.78mil (0.350mm)	PTH	Round	Top Layer - Bottom Layer	
▣	1	17.72mil (0.450mm)	PTH	Round	Top Layer - Bottom Layer	
◇	14	40.00mil (1.016mm)	PTH	Round	Top Layer - Bottom Layer	
☆	24	40.16mil (1.020mm)	PTH	Round	Top Layer - Bottom Layer	+/-3.15mil
▽	6	40.16mil (1.020mm)	PTH	Round	Top Layer - Bottom Layer	
▼	14	43.31mil (1.100mm)	PTH	Round	Top Layer - Bottom Layer	+/-1.97mil
○	2	51.18mil (1.300mm)	PTH	Round	Top Layer - Bottom Layer	
⊗	4	62.99mil (1.600mm)	PTH	Round	Top Layer - Bottom Layer	
⊛	16	62.99mil (1.600mm)	PTH	Round	Top Layer - Bottom Layer	+3.94mil/-0.00mil
☆	12	63.00mil (1.600mm)	PTH	Round	Top Layer - Bottom Layer	
⊗	2	23.62mil (0.600mm)	PTH	Slot	Top Layer - Bottom Layer	
	992 Total					

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout



Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0.40mil	3.5	
1	Top Layer		2.80mil		
	Dielectric 1	FR4 370	11.40mil	4.2	
2	Signal Layer 1		1.40mil		
	Dielectric 2	FR4 370	30.00mil	4.2	
3	Signal Layer 2		1.40mil		
	Dielectric 3	FR4 370	11.40mil	4.2	
4	Bottom Layer		2.80mil		
	Bottom Solder	Solder Resist	0.40mil	3.5	
	Bottom Overlay				

DESIGN INFORMATION	
MIL TRACK WIDTH:	8 MIL
MIL CLEARANCE:	0.2 mm
MIL VIA PAD SIZE:	24 MIL
MINIMUM ANNUAL RING	0.05mm (2MIL) EXTERNAL
PER	PC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES:	METAL +/- 5 MIL HOLES +/- 2 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED):	+/- 3 MIL
MATERIAL:	
FR-408	<input checked="" type="checkbox"/> FR-4 High Tg
THICKNESS:	<input checked="" type="checkbox"/> 62 MIL (1.6mm) +/-10%
TOLERANCE:	<input checked="" type="checkbox"/> ANSI PC-6012 TYPE 3 CLASS 2
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI PC-6012 TYPE 3 CLASS 2
DRILLING:	<input checked="" type="checkbox"/> AS SHOWN
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um
BOARD FINISH:	<input checked="" type="checkbox"/> TOP
SILSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE
SOLDER RESIST COLOR:	<input checked="" type="checkbox"/> GREEN
SURFACE FINISH:	<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG)
ARRAY/PANEL:	<input checked="" type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE
CERTIFICATION:	<input checked="" type="checkbox"/> ANSI PC-A-800F CLASS ->
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.	
POB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	<input checked="" type="checkbox"/> YES
BAVE BOARD ELEC. TEST:	<input checked="" type="checkbox"/> NONE
XX MIL HAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
XX MIL HAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	



PROJECT TITLE:	MD074
DESIGNED FOR:	Public Release
FILE NAME:	MD074A.PcbDoc
ENGINEER:	Shinya Morita
LAYOUT BY:	Nishay Rajeev Menon
SCALE:	1:00
ALTIM DESIGNER VERSION:	23.10.1.27

ALL PARTWORK DERIVED FROM TOP SIDE	BOARD #:	MD074	REV:	A	SUN REV:	c36e36dc7db06e8780de67994bdcdbae0 (Locally Modified)
LAYER NAME =	TID #:	N/A				
PLOT NAME =	GENERATED:	11/17/2023	11:05 PM	TEXAS INSTRUMENTS		

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.