

## DS34C86T Quad CMOS Differential Line Receiver

Check for Samples: [DS34C86T](#)

### FEATURES

- **CMOS Design for Low Power**
- **$\pm 0.2\text{V}$  Sensitivity Over the Input Common Mode Voltage Range**
- **Typical Propagation Delays: 19 ns**
- **Typical Input Hysteresis: 60 mV**
- **Inputs Won't Load Line when  $V_{CC} = 0\text{V}$**
- **Meets the Requirements of EIA Standard RS-422**
- **TRI-STATE Outputs for System Bus Compatibility**
- **Available in Surface Mount**
- **Open Input Failsafe Feature, Output High for Open Input**

### DESCRIPTION


The DS34C86T is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.

The DS34C86T has an input sensitivity of 200 mV over the common mode input voltage range of  $\pm 7\text{V}$ . Hysteresis is provided to improve noise margin and discourage output instability for slowly changing input waveforms.

The DS34C86T features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.

Separate enable pins allow independent control of receiver pairs. The TRI-STATE outputs have 6 mA source and sink capability. The DS34C86T is pin compatible with the DS3486.

### Logic Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Connection Diagram




Figure 1. PDIP Package  
See Package Numbers D0016A or NFG0016E

Truth Table<sup>(1)</sup>

Enable	Input	Output
L	X	Z
H	$V_{ID} \geq V_{TH}$ (Max)	H
H	$V_{ID} \leq V_{TH}$ (Min)	L
H	Open*	H

(1) Open, not terminated. Z = TRI-STATE



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings<sup>(1)(2)(3)(4)</sup>

Supply Voltage ( $V_{CC}$ )	7V
Input Common Mode Range ( $V_{CM}$ )	$\pm 14V$
Differential Input Voltage ( $V_{DIFF}$ )	$\pm 14V$
Enable Input Voltage ( $V_{IN}$ )	7V
Storage Temperature Range ( $T_{STG}$ )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering 4 sec)	$260^{\circ}C$
Maximum Power Dissipation at $25^{\circ}C$ <sup>(5)</sup>	
PDIP Package	1645 mW
SOIC Package	1190 mW
Current Per Output	$\pm 25$ mA
This device does not meet 2000V ESD rating <sup>(1)</sup>	

- (1) ESD Rating; HBM (1.5k $\Omega$ , 100 pF) Inputs  $\geq 2000V$  All other pins  $\geq 1000V$  EIAJ (0 $\Omega$ , 200 pF)  $\geq 350V$
- (2) Unless otherwise specified, all voltages are referenced to ground.
- (3) Absolute Maximum Ratings are values beyond which the safety of the device cannot be specified. They are not meant to imply that the device should be operated at these limits. The "Electrical Characteristics" provide conditions for actual device operation.
- (4) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (5) Ratings apply to ambient temperature at  $25^{\circ}C$ . Above this temperature derate NFG0016E Package 13.16 mW/ $^{\circ}C$ , and D0016A Package 9.52 mW/ $^{\circ}C$ .

## Operating Conditions

	Min	Max	Unit
Supply Voltage ( $V_{CC}$ )	4.50	5.50	V
Operating Temperature Range ( $T_A$ )	-40	+85	°C
Enable Input Rise or Fall Times		500	ns

## DC Electrical Characteristics<sup>(1)</sup>

 $V_{CC} = 5V \pm 10\%$  (unless otherwise specified)

Parameter		Test Conditions	Min	Typ	Max	Units
$V_{TH}$	Minimum Differential Input Voltage	$V_{OUT} = V_{OH}$ or $V_{OL}$ $-7V < V_{CM} < +7V$	-200	35	+200	mV
$R_{IN}$	Input Resistance	$V_{IN} = -7V, +7V$ (Other Input = GND)	5.0	6.8	10	k $\Omega$
$I_{IN}$	Input Current (Under Test)	$V_{IN} = +10V$ , Other Input = GND		+1.1	+1.5	mA
		$V_{IN} = -10V$ , Other Input = GND		-2.0	-2.5	mA
$V_{OH}$	Minimum High Level Output Voltage	$V_{CC} = \text{Min.}$ , $V_{(DIFF)} = +1V$ $I_{OUT} = -6.0 \text{ mA}$	3.8	4.2		V
$V_{OL}$	Maximum Low Level Output Voltage	$V_{CC} = \text{Max.}$ , $V_{(DIFF)} = -1V$ $I_{OUT} = 6.0 \text{ mA}$		0.2	0.3	V
$V_{IH}$	Minimum Enable High Input Level Voltage		2.0			V
$V_{IL}$	Maximum Enable Low Input Level Voltage				0.8	V
$I_{OZ}$	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, TRI-STATE Control = $V_{IL}$		$\pm 0.5$	$\pm 5.0$	$\mu\text{A}$
$I_I$	Maximum Enable Input Current	$V_{IN} = V_{CC}$ or GND			$\pm 1.0$	$\mu\text{A}$
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ , $V_{(DIFF)} = +1V$		16	23	mA
$V_{HYST}$	Input Hysteresis	$V_{CM} = 0V$		60		mV

(1) Unless otherwise specified, Min/Max limits apply across the operating temperature range. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^\circ\text{C}$ .

## AC Electrical Characteristics<sup>(1)</sup>

 $V_{CC} = 5V \pm 10\%$  (unless otherwise specified) (Figure 2, Figure 3, Figure 4)

Parameter		Test Conditions	Min	Typ	Max	Units
$t_{PLH}$ , $t_{PHL}$	Propagation Delay Input to Output	$C_L = 50 \text{ pF}$ $V_{DIFF} = 2.5V$ $V_{CM} = 0V$		19	30	ns
$t_{RISE}$ , $t_{FALL}$	Output Rise and Fall Times	$C_L = 50 \text{ pF}$ $V_{DIFF} = 2.5V$ $V_{CM} = 0V$		4	9	ns
$t_{PLZ}$ , $t_{PHZ}$	Propagation Delay ENABLE to Output	$C_L = 50 \text{ pF}$ $R_L = 1000\Omega$ $V_{DIFF} = 2.5V$		13	18	ns
$t_{PZL}$ , $t_{PZH}$	Propagation Delay ENABLE to Output	$C_L = 50 \text{ pF}$ $R_L = 1000\Omega$ $V_{DIFF} = 2.5V$		13	21	ns

(1) Unless otherwise specified, Min/Max limits apply across the operating temperature range. All typicals are given for  $V_{CC} = 5V$  and  $T_A = 25^\circ\text{C}$ .


**Comparison Table of Switching Characteristics into “LS-Type” Load<sup>(1)</sup>**

$V_{CC} = 5V, T_A = 25^{\circ}C$  (Figure 5, Figure 6)


Parameter		DS34C86		DS3486		Units
		Typ	Max	Typ	Max	
$t_{PHL(D)}$	Propagation Delay Time Output High to Low	17		19		ns
$t_{PLH(D)}$	Propagation Delay Time Output Low to High	19		19		ns
$t_{PLZ}$	Output Low to TRI-STATE	13		23		ns
$t_{PHZ}$	Output High to TRI-STATE	12		25		ns
$t_{PZH}$	Output TRI-STATE to High	13		18		ns
$t_{PZL}$	Output TRI-STATE to Low	13		20		ns

(1) This table is provided for comparison purposes only. The values in this table for the DS34C86 reflect the performance of the device but are not tested or specified.

**TEST AND SWITCHING WAVEFORMS**



**Figure 2. Propagation Delays**



$C_L$  Includes load and test jig capacitance.  
 $S1 = V_{CC}$  for  $t_{PZL}$ , and  $t_{PLZ}$  measurements.  
 $S1 = GND$  for  $t_{PZH}$ , and  $t_{PHZ}$  measurements.

**Figure 3. Test Circuit for TRI-STATE Output Tests**






Figure 4. TRI-STATE Output Enable and Disable Waveforms

AC Test Circuits and Switching Time Waveforms



Input Pulse Characteristics:  
 $t_{TLH} = t_{THL} = 6 \text{ ns}$  (10% to 90%)  
 PRR = 1 MHz, 50% duty cycle

Figure 5. Propagation Delay Differential Input to Output for “LS-Type” Load



1.5V for  $t_{pHZ}$  and  $t_{pLZ}$   
 -1.5V for  $t_{pLZ}$  and  $t_{pZL}$   
 Input Pulse Characteristics:  
 $t_{TLH} = t_{THL} = 6$  ns (10% to 90%)  
 PRR = 1 MHz, 50% duty cycle




Figure 6. Propagation Delay TRI-STATE Control Unit to Output for “LS-Type” Load

---

**REVISION HISTORY**

<b>Changes from Revision B (April 2013) to Revision C</b>	<b>Page</b>
<hr/> <ul style="list-style-type: none"><li>• Changed layout of National Data Sheet to TI format .....</li></ul>	<hr/> <b>6</b>

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS34C86TM/NOPB	ACTIVE	SOIC	D	16	48	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS34C86TM	<a href="#">Samples</a>
DS34C86TMX/NOPB	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS34C86TM	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS34C86TMX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS34C86TMX/NOPB	SOIC	D	16	2500	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DS34C86TM/NOPB	D	SOIC	16	48	495	8	4064	3.05

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated