

www.ti.com

SNAS431C - JUNE 2008-REVISED MAY 2013

Boomer® Audio Power Amplifier Series Audio Sub-System with Mono Class AB LM49120 Loudspeaker Amplifier and Stereo OCL/SE Headphone Amplifier

Check for Samples: LM49120, LM49120TLEVAL

FEATURES

- **RF Immunity**
- Selectable OCL/SE Headphone Drivers
- 32 Step Volume Control
- **Click and Pop Suppression**
- Independent Speaker and Headphone Gain Settings
- **Minimum External Components**
- Thermal Over Load Protection
- **Micro-power Shutdown**
- Space Saving 16-bump DSBGA Package
- **Thermal Shutdown Protection**
- **Micro-power Shutdown**
- I²C Control Interface

APPLICATIONS

- **Mobile Phones**
- **PDAs**
- **Portable Electronics**

KEY SPECIFICATIONS

- Output Power at VDD = 5V:
 - − Speaker: RL = 8 Ω BTL, THD+N ≤ 1%: 1.3W (typ)
 - Headphone: RL = 32Ω , SE, THD+N $\leq 1\%$: 85mW (typ)
- Output Power at VDD = 3.6V:
 - Speaker: RL = 8Ω , BTL, THD+N $\leq 1\%$: 632mW (typ)
- Output Power at VDD = 3.3V:
 - Speaker: RL = 8Ω , BTL, THD+N $\leq 1\%$: 540mW (typ)
 - Headphone: $RL = 32\Omega$, OCL/SE, THD+N \leq 1%: 35mW (typ)

DESCRIPTION

The LM49120 is a compact audio subsystem designed for portable handheld applications such as cellular phones. The LM49120 combines a mono 1.3W speaker amplifier, stereo 85mW/ch output capacitorless headphone amplifier, 32 step volume control, and an input mixer/multiplexer into a single 16-bump DSBGA package.

The LM49120 has three input channels: two singleended stereo inputs and a differential mono input. Each input features a 32-step digital volume control. The headphone output stage features an 8 step (-18dB - 0dB) attenuator, while the speaker output stage has two selectable (0dB/+6dB) gain settings. The digital volume control and mode control are programmed through a two-wire I²C compatible interface.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.




SNAS431C-JUNE 2008-REVISED MAY 2013

www.ti.com

Typical Application







The 6dB speaker gain applies only to the differential input path.




2



SNAS431C -JUNE 2008-REVISED MAY 2013

www.ti.com

Connection Diagram



Top View

Figure 3. 16 Bump DSBGA Package (Bump-Side Down) See Package Number YZR0016

PIN DESCRIPTIONS

Bump	Name	Description			
A1	V _{OC}	Headphone Center Amplifier Output			
A2	V _{DD}	Headphone Power Supply			
A3	R _{OUT}	Right Channel Headphone Output			
A4	L _{OUT}	Left Channel Headphone Output			
B1	MONO_IN+	Mono Non-inverting Input			
B2	BYPASS	Bias Bypass			
B3	L _{IN}	Left Channel Input			
B4	R _{IN}	Right Channel Input			
C1	MONO_IN-	Mono Inverting Input			
C2	I ² CV _{DD}	I ² C Interface Power Supply			
C3	SCL	I ² C Clock Input			
C4	SDA	I ² C Data Input			
D1	MONO-	Loudspeaker Inverting Output			
D2	GND	Ground			
D3	V _{DD}	Power Supply			
D4	MONO+	Loudspeaker Non-inverting Output			



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

	-	
Supply Voltage ⁽¹⁾		6.0V
Storage Temperature		−65°C to +150°C
Input Voltage		-0.3 to V _{DD} +0.3
Power Dissipation ⁽⁴⁾		Internally Limited
ESD Rating ⁽⁵⁾		2000V
ESD Rating ⁽⁶⁾		200V
Junction Temperature		150°C
Solder Information	Vapor Phase (60 sec.)	215°C
	Infrared (15 sec.)	220°C
Thermal Resistance	θ _{JA} (typ) - YZR0016	62.3°C/W

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The Electrical Characteristics tables list spacified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} - T_A) / θ_{JA} or the number given in *Absolute Maximum Ratings*, whichever is lower.

(5) Human body model, applicable std. JESD22-A114C.

(6) Machine model, applicable std. JESD22-A115-A.

Operating Ratings

Temperature Range	−40°C to 85°C
Supply Voltage (V _{DD})	$2.7 \text{V} \le \text{V}_{\text{DD}} \le 5.5 \text{V}$
Supply Voltage (I ² CV _{DD})	$1.7V \le I^2 CV_{DD} \le 5.5V$

4



SNAS431C - JUNE 2008 - REVISED MAY 2013

www.ti.com

Electrical Characteristics 3.3V⁽¹⁾⁽²⁾

The following specifications apply for V_{DD} = 3.3V, T_A = 25°C, all volume controls set to 0dB, unless otherwise specified.

Denemeter		Test Conditions	LM49120		Units	
	Parameter	Test Conditions	Typ ⁽³⁾ Limits ⁽⁴⁾		(Limits)	
		V _{IN} = 0, No Load	-	· · ·		
		Output mode 5, 6, 7, 9, 10, 11, 13, 14, 15 OCL Headphone	6.2	8.0	mA (max)	
		Output mode 5, 6, 7, 9, 10, 11, 13, 14, 15 SE Headphone	5.5		mA	
I _{DD}	Supply Current	Output mode 1, 2, 3 OCL Headphone	4.1	5.3	mA (max)	
		Output mode 1, 2, 3 SE Headphone	5.5		mA	
		Output mode 4, 8, 12 OCL Headphone	3.7	4.7	mA (max)	
		Output mode 4, 8, 12 SE Headphone	3.0		mA	
I _{SD}	Shutdown Current	Shutdown Mode 0	0.01	1	μA	
		V _{IN} = 0V, Output Mode 10, LS output	10		mV	
V _{OS}	Output Offset Voltage	V _{IN} = 0V, Output Mode 10, HP output, (OCL), 0dB (HP Output Gain)	1.5	5	mV (max)	
	Output Power	LS_{OUT} ; $R_L = 8\Omega$ THD+N = 1%; f = 1kHz, BTL, Mode 1	540	500	mW (min)	
P _O		L_{OUT} and R_{OUT} ; $R_L = 32\Omega$ THD+N = 1%; f = 1kHz, OCL, Mode 8	35	30	mW (min)	
		$ \begin{array}{l} MONO_{OUT} \\ f = 1kHz \\ P_{OUT} = 250mW; \ R_L = 8\Omega, \ BTL, \ Mode \ 1 \end{array} $	0.05		%	
THD+N	Total Harmonic Distortion + Noise	L_{OUT} and $R_{OUT},$ f = 1kHz P_{OUT} = 12mW; R_L = 32 Ω , SE, Mode 8	0.015		%	
		L_{OUT} and $R_{OUT},$ f = 1kHz P_{OUT} = 12mW; R_L = 32 $\Omega,$ OCL, Mode 8	0.015		%	
		A-weighted, inputs terminated to GND, Output referred				
		Speaker Amplifier; Mode 1	15		μV	
		Speaker Amplifier; Mode 2	24		μV	
		Speaker Amplifier; Mode 3	29		μV	
е _{оит}	Output Noise	Headphone Amplifier; SE, Mode 4	8		μV	
		Headphone Amplifier; SE, Mode 8	8		μV	
		Headphone Amplifier; SE, Mode 12	11		μV	
		Headphone Amplifier; OCL, Mode 4	8		μV	
		Headphone Amplifier; OCL, Mode 8	9		μV	
		Headphone Amplifier; OCL, Mode 12	12		μV	

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list spacified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured
- (3) Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) Datasheet min/max specification limits are ensured by test or statistical analysis.



SNAS431C-JUNE 2008-REVISED MAY 2013

Electrical Characteristics 3.3V⁽¹⁾⁽²⁾ (continued)

The following specifications apply for V_{DD} = 3.3V, T_A = 25°C, all volume controls set to 0dB, unless otherwise specified.

Daramatar		Toot Conditions	LM4	LM49120		
	Parameter	Test Conditions	Тур ⁽³⁾	Limits ⁽⁴⁾	Units (Limits)	
		$V_{RIPPLE} = 200mV_{PP}$; $f_{RIPPLE} = 217Hz$, $R_L = C_B = 2.2\mu$ F, BTL All audio inputs terminated to GND; output		R _L = 32Ω (Hea	dphone)	
		Speaker Output; Speaker Output Gain 6dB				
		Speaker Amplifier; Mode 1	79		dB	
		Speaker Amplifier; Mode 2	63		dB	
		Speaker Amplifier; Mode 3	62		dB	
		Speaker Amplifier Output; Speaker Output	Gain 0dB	44		
		Speaker Amplifier; Mode 1	84		dB	
PSRR	Power Supply Rejection Ratio	Speaker Amplifier; Mode 2	63		dB	
		Speaker Amplifier; Mode 3	62		dB	
		Headphone Amplifier Output				
		Headphone Amplifier; SE, Mode 4	83		dB	
		Headphone Amplifier; SE, Mode 8	84		dB	
		Headphone Amplifier; SE, Mode 12	78		dB	
		Headphone Amplifier; OCL, Mode 4	83		dB	
		Headphone Amplifier; OCL, Mode 8	80		dB	
	Headphone Amplifier; OCL, Mode 12	77		dB		
VOL∈	Volume Control Step Size Error		±0.2		dB	
		Maximum Attenuation	-86	-91 -81	dB (min) dB (max	
VOL _{RANGE}	Digital Volume Control Range	Maximum Gain	18	17.4 18.6	dB (min) dB (max	
A _{u(HP)}	HP (SE) Mute Attenuation	Output Mode 1, 2, 3	96		dB	
	MONO_IN Input Impedance	Maximum gain setting	12.5	10 15	kΩ (min) kΩ (max)	
Z _{IN}	L _{IN} and R _{IN} Input Impedance	Maximum attenuation setting	110	90 130	kΩ (min) kΩ (max	
		$ f = 217Hz, V_{CM} = 1V_{PP}, \\ Speaker, BTL, Mode 1, \\ R_L = 8\Omega \\ Differential Input $	61		dB	
CMRR Common-Mode Rejecti	Common-Mode Rejection Ratio	$ f = 217 Hz, V_{CM} = 1 V_{PP}, \\ Headphone, OCL, Mode 4, \\ R_L = 32 \Omega \\ Stereo Input $	66		dB	
×	Crosstalk	Headphone; P _{OUT} = 12mW f = 1kHz, OCL. Mode 8	-60		dB	
X _{TALK}		Headphone; P _{OUT} = 12mW f = 1kHz, SE, Mode 8	-72		dB	
		$C_B = 4.7 \mu F, OCL$	35		ms	
T	Wake Up Time from Shutdown	C _B = 2.2µF, SE, Normal Turn On Mode Turn_On_Time = 1	120		ms	
T _{WU}	Wake-Up Time from Shutdown	$C_B = 2.2 \mu F$, OCL	30		ms	
		$C_B = 4.7\mu$ F, SE, Fast Turn On Mode Turn On Time = 0	130		ms	



SNAS431C - JUNE 2008 - REVISED MAY 2013

www.ti.com

Electrical Characteristics 5.0V⁽¹⁾⁽²⁾

The following specifications apply for $V_{DD} = 5.0V$, $T_A = 25^{\circ}C$, all volume controls set to 0dB, unless otherwise specified.

	Parameter	Test Conditions		LM49120	
	Farameter	Test Conditions	Тур ⁽³⁾	Typ ⁽³⁾ Limits ⁽⁴⁾	
		V _{IN} = 0, No Load			
		Output mode 5, 6, 7, 9, 10, 11, 13, 14, 15 OCL Headphone	7.2		mA
		Output mode 5, 6, 7, 9, 10, 11, 13, 14, 15 SE Headphone	6.4		mA
I _{DD}	Supply Current	Output mode 1, 2, 3 OCL Headphone	6.4		mA
		Output mode 1, 2, 3 SE Headphone	4.8		mA
		Output mode 4, 8, 12 OCL Headphone	4.4		mA
		Output mode 4, 8, 12 SE Headphone	3.5		mA
I _{SD}	Shutdown Current	Shutdown Mode 0	0.01		μA
		V _{IN} = 0V, Output Mode 10, LS output	10		mV
V _{OS}	Output Offset Voltage	V _{IN} = 0V, Output Mode 10, HP output, (OCL), 0dB (HP Output Gain)	1.5		mV
	Output Bower	LS _{OUT} ; $R_L = 8\Omega$ THD+N = 1%; f = 1kHz, BTL, Mode 1	1.3		W
P _O	Output Power	L_{OUT} and R_{OUT} ; $R_L = 32\Omega$ THD+N = 1%; f = 1kHz, OCL, Mode 8	85		mW
		LS _{OUT} f = 1kHz P _{OUT} = 250mW; R _L = 8 Ω , BTL, Mode 1	0.05		%
THD+N	Total Harmonic Distortion + Noise	L_{OUT} and R_{OUT} , f = 1kHz P_{OUT} = 12mW; R _L = 32 Ω , SE, Mode 8	0.015		%
		L_{OUT} and $R_{OUT},$ f = 1kHz P_{OUT} = 12mW; R_L = 32 Ω , OCL, Mode 8	0.015		%
		A-weighted, inputs terminated to GND, Output referred			
		Speaker Amplifier; Mode 1	17		μV
		Speaker Amplifier; Mode 2	27		μV
		Speaker Amplifier; Mode 3	33		μV
€о∪т	Output Noise	Headphone Amplifier; SE, Mode 4	8		μV
-		Headphone Amplifier; SE, Mode 8	8		μV
		Headphone Amplifier; SE, Mode 12	12		μV
		Headphone Amplifier; OCL, Mode 4	9		μV
		Headphone Amplifier; OCL, Mode 8	9		μV
		Headphone Amplifier; OCL, Mode 12	12		μV

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list spacified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured
- (3) Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) Datasheet min/max specification limits are ensured by test or statistical analysis.



SNAS431C-JUNE 2008-REVISED MAY 2013

Electrical Characteristics 5.0V⁽¹⁾⁽²⁾ (continued)

The following specifications apply for $V_{DD} = 5.0V$, $T_A = 25^{\circ}C$, all volume controls set to 0dB, unless otherwise specified.

Parameter		Test Conditions		49120	Units		
		Test conditions	Typ ⁽³⁾ Limits ⁽⁴⁾		(Limits)		
		$V_{RIPPLE} = 200mV_{PP}; f_{RIPPLE} = 217Hz, R_L = 8\Omega$ (Speaker); R _L = 32 Ω (Headphone) $C_B = 2.2\mu$ F, BTL All audio inputs terminated to GND; output referred					
		Speaker Output; Speaker Output Gain 6dB					
		Speaker Amplifier; Mode 1	69		dB		
		Speaker Amplifier; Mode 2	60		dB		
		Speaker Amplifier; Mode 3	58		dB		
		Speaker Amplifier Output; Speaker Output G	ain 0dB	- I I			
		Speaker Amplifier; Mode 1	84		dB		
PSRR	Power Supply Rejection Ratio	Speaker Amplifier; Mode 2	63		dB		
		Speaker Amplifier; Mode 3	62		dB		
		Headphone Amplifier Output		1			
		Headphone Amplifier; SE, Mode 4	75		dB		
		Headphone Amplifier; SE, Mode 8	75		dB		
		Headphone Amplifier; SE, Mode 12	72		dB		
		Headphone Amplifier; OCL, Mode 4	75		dB		
		Headphone Amplifier; OCL, Mode 8	75		dB		
		Headphone Amplifier; OCL, Mode 12	72		dB		
VOL_{ϵ}	Volume Control Step Size Error		±0.2		dB		
	Divited Malance October Descent	Maximum Attenuation	-86	91 81	dB dB		
VOL _{RANGE}	Digital Volume Control Range	Maximum Gain	18		dB dB		
A _{u(HP)}	HP (SE) Mute Attenuation	Output Mode 1, 2, 3	96		dB		
	MONO_IN Input Impedance	Maximum gain setting	12.5		kΩ kΩ		
Z _{IN}	L _{IN} and R _{IN} Input Impedance	Maximum attenuation setting	110		kΩ kΩ		
01400		$ f = 217Hz, V_{CM} = 1V_{PP}, \\ Speaker, BTL, Mode 1, \\ R_L = 8\Omega \\ Differential Input $	61		dB		
CMRR Common-Mode Reje	Common-Mode Rejection Ratio	$\label{eq:f} \begin{array}{l} f=217Hz, \ V_{CM}=1V_{PP}, \\ Headphone, \ OCL, \ Mode \ 4, \\ R_L=32\Omega \\ Stereo \ Input \end{array}$	66		dB		
v	Creastally	Headphone; P _{OUT} = 12mW f = 1kHz, OCL, Mode 8	-54		dB		
X _{talk}	Crosstalk	Headphone; P _{OUT} = 12mW f = 1kHz, SE, Mode 8	-72		dB		
		$C_B = 4.7 \mu F$, OCL	28		ms		
Ŧ	Woke Up Time from Obstitution	C _B = 2.2μF, SE, Normal Turn On Mode Turn_On_Time = 1	151		ms		
Τ _{WU}	Wake-Up Time from Shutdown	$C_B = 2.2 \mu F$, OCL	25		ms		
		$C_B = 4.7\mu$ F, SE, Fast Turn On Mode Turn_On_Time = 0	168		ms		

SNAS431C -JUNE 2008-REVISED MAY 2013

www.ti.com

STRUMENTS

I²C Timing Characteristics $2.2V \le I^2C_V_{DD} \le 5.5V^{(1)(2)}$

The following specifications apply for V_{DD} = 5.0V and 3.3V, T_A = 25°C, 2.2V ≤ $I^2C_V_{DD}$ ≤ 5.5V, unless otherwise specified.

	Devenueter	Devemotor Test Conditions		LM49120	
	Parameter	Test Conditions	Тур ⁽³⁾	Limits ⁽⁴⁾	(Limits)
t ₁	I ² C Clock Period			2.5	µs (min)
t ₂	I ² C Data Setup Time			100	ns (min)
t ₃	I ² C Data Stable Time			0	ns (min)
t ₄	Start Condition Time			100	ns (min)
t ₅	Stop Condition Time			100	ns (min)
t ₆	I ² C Data Hold Time			100	ns (min)
V _{IH}	I ² C Input Voltage High			0.7xl ² CV _{DD}	V (min)
V _{IL}	I ² C Input Voltage Low			0.3xl ² CV _{DD}	V (max)

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The Electrical Characteristics tables list spacified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured

(3) Typical values represent most likely parametric norms at T_A = +25°C, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.

(4) Datasheet min/max specification limits are ensured by test or statistical analysis.

I²C Timing Characteristics $1.7V \le I^2C_V_{DD} \le 2.2V^{(1)(2)}$

The following specifications apply for V_{DD} = 5.0V and 3.3V, T_A = 25°C, 1.7V $\leq I^2C_V_{DD} \leq$ 2.2V, unless otherwise specified.

	Devenueden	Test Canditions		LM49120		
	Parameter	Test Conditions	Тур ⁽³⁾	Limits ⁽⁴⁾	(Limits)	
t ₁	I ² C Clock Period			2.5	µs (min)	
t ₂	I ² C Data Setup Time			250	ns (min)	
t ₃	I ² C Data Stable Time			0	ns (min)	
t ₄	Start Condition Time			250	ns (min)	
t ₅	Stop Condition Time			250	ns (min)	
t ₆	I ² C Data Hold Time			250	ns (min)	
VIH	I ² C Input Voltage High			0.7xl ² CV _{DD}	V (min)	
VIL	I ² C Input Voltage Low			$0.3 \text{xl}^2 \text{CV}_{\text{DD}}$	V (max)	

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.


(2) The Electrical Characteristics tables list spacified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured

(3) Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

(4) Datasheet min/max specification limits are ensured by test or statistical analysis.



TEXAS INSTRUMENTS www.ti.com **Typical Performance Characteristics** Crosstalk vs $\label{eq:VDD} \begin{array}{l} Frequency\\ V_{DD}=3.3V,\,R_L=32\Omega,\,P_O=12mW,\\ f=1kHz,\,Mode~8,\,SE \end{array}$ 0 -10 -20 -30 -40 -50 Right to Le -60 -70 Left to Rig -80 -90 -100 C



Crosstalk

vs





Figure 6.





2k

20k

200






Figure 7.



Copyright © 2008–2013, Texas Instruments Incorporated

Filter BW = 22kHz


CROSSTALK (dB)







Filter BW = 22kHz












FREQUENCY (Hz)

2k

200

20k





THD+N

+++++

FREQUENCY (Hz)

Figure 17.

THD+N

vs

FREQUENCY (Hz)

Figure 19.

THD+N

vs

FREQUENCY (Hz)

Figure 21.

200

200

200

= 72mW

20k


20k

2k


20k

2k

www.ti.com



Typical Performance Characteristics (continued)



Copyright © 2008–2013, Texas Instruments Incorporated

2k




SNAS431C -JUNE 2008-REVISED MAY 2013



Texas

Instruments










SNAS431C - JUNE 2008 - REVISED MAY 2013

www.ti.com



Typical Performance Characteristics (continued)





THD+N

200

-100

20

Copyright © 2008–2013, Texas Instruments Incorporated

2k


20k



SNAS431C -JUNE 2008-REVISED MAY 2013

www.ti.com









Figure 39.






www.ti.com

Filter BW = 22kHz

Typical Performance Characteristics (continued)







Figure 41.



Copyright © 2008–2013, Texas Instruments Incorporated



SNAS431C - JUNE 2008 - REVISED MAY 2013

APPLICATION INFORMATION

I²C COMPATIBLE INTERFACE

The LM49120 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM49120 and the master can communicate at clock rates up to 400kHz. Figure 44 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM49120 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 45). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (Figure 46). The LM49120 device address is 1111100.

I²C BUS FORMAT

The I²C bus format is shown in Figure 46. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/W bit. R/W = 0 indicates the master is writing to the slave device, R/W = 1 indicates the master wants to read data from the slave device. Set R/W = 0; the LM49120 is a WRITE-ONLY device and will not respond the R/W = 1. The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM49120 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM49120 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SCL is high.




Figure 44. I²C Timing Diagram




Figure 45. Start and Stop Diagram

SNAS431C-JUNE 2008-REVISED MAY 2013



www.ti.com




Figure 46. Example Write Sequence

Table 1. Device Address

	B7	B6	B5	B4	B3	B2	B1	B0 (R/W)
Device Address	1	1	1	1	1	0	0	0

Table 2. Control Registers

	B7	B6	B5	B4	B3	B2	B1	B0
Shutdown Control	0	0	0	OCL/SE	HP/BTL	$SD_l^2CV_{DD}$	Turn_On _Time	PWR_On
Output Mode Control	0	1	0	0	MC3	MC2	MC1	MC0
Output Gain Control	1	0	0	0	LS_GAIN	HP_GAIN2	HP_GAIN1	HP_GAIN0
Mono Input Volume Control	1	0	1	MG4	MG3	MG2	MG1	MG0
Left Input Volume Control	1	1	0	LG4	LG3	LG2	LG1	LG0
Right Input Volume Control	1	1	1	RG4	RG3	RG2	RG1	RG0

Table 3. Shutdown Control Register

Bit	Name	Value	Description
D4	000/05	0	Single-Ended headphone mode (Capacitively Coupled)
B4	OSC/SE	1	Output Capacitor-less (OCL) headphone mode
DO	HP/BTL	0	Single-ended stereo headphone output mode
B3	TP/DIL	1	Mono, BTL output mode.
B2	B2 SD_I ² CVDD		$\rm I^2CV_{DD}$ acts as an active low RESET input. If $\rm I^2CV_{DD}$ drops below 1.1V, the device is reset and the I2C registers are restored to their default state.
		1	Normal Operation. I ² CV _{DD} voltage does not reset the device
D1		0	Fast turn on time (120ms)
ы	B1 TURN_ON_TIME	1	Normal turn on time (130ms)
В0		0	Device Disabled
BU	PWR_ON	1	Device Enabled

Table 4. Output Mode Control (HP/BTL = 0)

Output Mode Number	MC3	MC2	MC1	MCO	LS Output	HP R Output	HP L Output
0	0	0	0	0	SD	SD	SD
1	0	0	0	1	G _M x M	Mute	Mute
2	0	0	1	0	$2 \times (G_L \times L + G_R \times R)$	Mute	Mute
3	0	0	1	1	$\begin{array}{c} 2 \times (G_L \times L + G_R \times R) \\ + G_M \times M \end{array}$	Mute	Mute
4	0	1	0	0	SD	G _M x M/2	G _M x M/2
5	0	1	0	1	G _M x M	G _M x M/2	G _M x M/2
6	0	1	1	0	$2 \times (G_L \times L + G_R \times R)$	G _M x M/2	G _M x M/2

SNAS431C -JUNE 2008-REVISED MAY 2013

TEXAS INSTRUMENTS

www.ti.com

Table 4. Output Mode Control (HP/BTL = 0) (continued)

Output Mode Number	MC3	MC2	MC1	MC0	MC0 LS Output H		HP L Output
7	0	1	1	1	$\begin{array}{c} 2 \times (G_L \times L + G_R \times R) \\ + G_M \times M \end{array}$	G _M x M/2	G _M x M/2
8	1	0	0	0	SD	G _R x R	G _L x L
9	1	0	0	1	G _M x M	G _R x R	G _L x L
10	1	0	1	0	2 x (G _L x L + G _R x R)	G _R x R	G _L x L
11	1	0	1	1	$\begin{array}{c} 2 \times (G_L \times L + G_R \times R) \\ + G_M \times M \end{array}$	G _R x R	G _L x L
12	1	1	0	0	SD	G _R x R + G _M x M/2	$G_L \times L + G_M \times M/2$
13	1	1	0	1	G _M x M	G _R x R + G _M x M/2	$G_L \times L + G_M \times M/2$
14	1	1	1	0	2 x (G _L x L + G _R x R)	G _R x R + G _M x M/2	$G_L \times L + G_M \times M/2$
15	1	1	1	1	$\begin{array}{c} 2 \times (G_L \times L + G_R \times R) \\ + G_M \times M \end{array}$	G _R x R + G _M x M/2	G _L x L + G _M x M/2

Table 5. Output Mode Control (HP/BTL = 1)

Output Mode Number	MC3	MC2	MC1	МСО	LS Output	HP R Output	HP L Output	
4	0	1	0	0	SD	G _M x M ⁺ /2	G _M x M⁻/2	
5	0	1	0	1	G _M x M	G _M x M ⁺ /2	G _M x M⁻/2	
6	0	1	1	0	2 x (G _L x L + G _R x R)	G _M x M ⁺ /2	G _M x M⁻/2	
7	0	1	1	1	$2 \times (G_L \times L + G_R \times R) + G_P \times P$	G _M x M ⁺ /2	G _M x M⁻/2	
12	1	1	0	0	SD	$G_R \times R + G_M \times M^+/2$	G _L x L + G _M x M ⁻ /2	
13	1	1	0	1	G _M x M	$G_R \times R + G_M \times M^+/2$	G _L x L + G _M x M ⁻ /2	
14	1	1	1	0	2 x (G _L x L + G _R x R)	$G_R \times R + G_M \times M^+/2$	G _L x L + G _M x M ⁻ /2	
15	1	1	1	1	2 x (G _L x L + G _R x R) + G _M x M	$G_R \times R + G_M \times M^+/2$	G _L x L + G _M x M⁻/2	

Table 6. Volume Control Table

Volume Step	_G4	_G3	_G2	_G1	_G0	Gain (dB)
1	0	0	0	0	0	Mute
2	0	0	0	0	1	-46.50
3	0	0	0	1	0	-40.50
4	0	0	0	1	1	-34.50
5	0	0	1	0	0	-30.00
6	0	0	1	0	1	-27.00
7	0	0	1	1	0	-24.00
8	0	0	1	1	1	-21.00
9	0	1	0	0	0	-18.00
10	0	1	0	0	1	-15.00
11	0	1	0	1	0	-13.50
12	0	1	0	1	1	-12.00
13	0	1	1	0	0	-10.50
14	0	1	1	0	1	-9.00
15	0	1	1	1	0	-7.50
16	0	1	1	1	1	-6.00
17	1	0	0	0	0	-4.50
18	1	0	0	0	1	-3.00



SNAS431C - JUNE 2008 - REVISED MAY 2013

www.ti.com

		Table 6. volur	ne Control Tabl	e (continuea)		
Volume Step	_G4	_G3	_G2	_G1	_G0	Gain (dB)
19	1	0	0	1	0	-1.50
20	1	0	0	1	1	0.00
21	1	0	1	0	0	1.50
22	1	0	1	0	1	3.00
23	1	0	1	1	0	4.50
24	1	0	1	1	1	6.00
25	1	1	0	0	0	7.50
26	1	1	0	0	1	9.00
27	1	1	0	1	0	10.50
28	1	1	0	1	1	12.00
29	1	1	1	0	0	13.50
30	1	1	1	0	1	15.00
31	1	1	1	1	0	16.50
32	1	1	1	1	1	18.00

Table 6 Volume Control Table (continued)

Table 7. Output Gain Control (Headphone)

HP_GAIN2	HP_GAIN1	HP_GAIN0	GAIN (dB)	
0	0	0	0	
0	0	1	-1.2	
0	1	0	-2.5	
0	1	1	-4.0	
1	0	0	-6.0	
1	0	1	-8.5	
1	1	0	-12	
1	1	1	-18	

Table 8. Output Gain Control (Loudspeaker)

Bit	Bit Value		Gain (dB) Single-Ended Input		
	0	0	+6		
LS_GAIN	1	+6	+12		

BRIDGE CONFIGURATION EXPLAINED

The LM49120 loudspeaker amplifier is designed to drive a load differentially, a configuration commonly referred to as a bridge-tied load (BTL). The BTL configuration differs from the single-ended configuration, where one side of the load is connected to ground. A BTL amplifier offers advantages over a single-ended device. By driving the load differentially, the output voltage is doubled, compared to a single-ended amplifier under similar conditions. This doubling of the output voltage leads to a quadrupling of the output power, for example, the theoretical maximum output power for a single-ended amplifier driving 8Ω and operating from a 5V supply is 390mW, while the theoretical maximum output power for a BTL amplifier operating under the same conditions is 1.56W. Since the amplifier outputs are both biased about $V_{DD}/2$, there is no net DC voltage across the load, eliminating the DC blocking capacitors required by single-ended, single-supply amplifiers.

Headphone Amplifier

The LM49120 headphone amplifier features two different operating modes, output capacitor-less (OCL) and single-ended (SE) capacitor coupled mode.



www.ti.com

The OCL architecture eliminates the bulky, expensive output coupling capacitors required by traditional headphone amplifiers. In OCL mode, the LM49120 headphone section uses three amplifiers. Two amplifiers drive the headphones, while the third (V_{OC}) is set to the internally generated bias voltage (typically $V_{DD}/2$). The third amplifier is connected to the return terminal of the headphone jack (Figure 1). In this configuration, the signal side of the headphone is biased to $V_{DD}/2$, the return is biased to $V_{DD}/2$, thus there is no net DC voltage across the headphone, eliminating the need for an output coupling capacitor. Removing the output coupling capacitors from the headphone signal path reduces component count, reducing system cost and board space consumption, as well as improving low frequency performance.

In OCL mode, the headphone return sleeve is biased to $V_{DD}/2$. When driving headphones, the voltage on the return sleeve is not an issue. However, if the headphone output is used as a line out, the $V_{DD}/2$ can conflict with the GND potential that the line-in would expect on the return sleeve. When the return of the headphone jack is connected to GND the V_{OC} amplifier of the LM49120 detects an output short circuit condition and is disabled, preventing damage to the LM49120, and allowing the headphone return to be biased at GND.

Single-Ended, Capacitor Coupled Mode

In single-ended mode, the V_{OC} amplifier is disabled, and the headphone outputs are coupled to the jack through series capacitors, allowing the headphone return to be connected to GND (Figure 2). In SE mode, the LM49120 requires output coupling capacitors to block the DC component of the amplifier output, preventing DC current from flowing to the load. The output capacitor and speaker impedance form a high pass filter with a -3dB roll-off determined by:

$$f_{-3dB} = 1 / 2\pi R_L C_O \quad (Hz)$$

(1)

Where R_L is the headphone impedance, and C_O is the value of the output coupling capacitor. Choose C_O such that f_{-3dB} is well below the lowest frequency of interest. Setting f_{-3dB} too high results in poor low frequency performance. Select capacitor dielectric types with low ESR to minimize signal loss due to capacitor series resistance and maximize power transfer to the load.

Headphone Amplifier BTL Mode

The LM49120 headphone amplifiers feature a BTL mode where the two headphone outputs, L_{OUT} and R_{OUT} are configured to drive a mono speaker differentially. In BTL mode, the amplifier accepts audio signals from either the differential MONO inputs, or the single-ended stereo inputs, and converts them to a mono BTL output. However, if the stereo inputs are 180° out of phase, no audio will be present at the amplifier outputs. Bit B3 (HP/BTL) in the Shutdown Control Register determines the headphone output mode. Set HP/BTL = 0 for stereo headphone mode, set HP/BTL = 1 for BTL mode.

Input Mixer/Multiplexer

The LM49120 includes a comprehensive mixer multiplexer controlled through the I²C interface. The mixer/multiplexer allows any input combination to appear on any output of the LM49120. Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. Table 4 and Table 5 show how the input signals are mixed together for each possible input selection.

Audio Amplifier Gain Setting

Each channel of the LM49120 has two separate gain stages. Each input stage features a 32-step volume control with a range of -46dB to +18dB (Table 6). The loudspeaker output stage has two additional gain settings: 0dB and +6dB (Table 8) when the differential MONO input is selected, and +6dB and +12dB when the single-ended stereo inputs are selected. The headphone gain is not affected by the input mode. Each headphone output stage has 8 gain settings (Table 7). This allows for a maximum separation of 22dB between the speaker and headphone outputs when both are active.

Calculate the total gain of the given signal path as follows:

 $A_{VOL} + A_{VOS} = A_{VTOTAL}$ (dB)

where

- A_{VOL} is the volume control level, A_{VOS} is the output stage gain setting
- A_{VTOTAL} is the total gain for the signal path.

(2)

SNAS431C-JUNE 2008-REVISED MAY 2013

POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier.

A direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation. The LM49120 has a pair of bridged-tied amplifiers driving a handsfree speaker, MONO. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation 2, assuming a 5V power supply and an 8Ω load, the maximum MONO power dissipation is 633mW.

 $P_{DMAX-SPKROUT} = 4(V_{DD})^2 I (2\pi^2 R_L)$: Bridge Mode

The LM49120 also has a pair of single-ended amplifiers driving stereo headphones, ROUT and LOUT. The maximum internal power dissipation for R_{OUT} and L_{OUT} is given by Equation 3 and Equation 4. From Equation 3 and Equation 4, assuming a 5V power supply and a 32 Ω load, the maximum power dissipation for L_{OUT} and R_{OUT} is 40mW, or 80mW total.

$$P_{DMAX-LOUT} = (V_{DD})^2 / (2\pi^2 R_L): \text{ Single-ended Mode}$$

$$P_{DMAX-ROUT} = (V_{DD})^2 / (2\pi^2 R_L): \text{ Single-ended Mode}$$
(4)
(5)

 $P_{DMAX-ROUT} = (V_{DD})^2 / (2\pi^2 R_I)$: Single-ended Mode

The maximum internal power dissipation of the LM49120 occurs when all three amplifiers pairs are simultaneously on; and is given by Equation 5.

 $P_{DMAX-TOTAL} = P_{DMAX-SPKROUT} + P_{DMAX-LOUT} + P_{DMAX-ROUT}$

The maximum power dissipation point given by Equation 5 must not exceed the power dissipation given by Equation 6:

$$P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$$
⁽⁷⁾

The LM49120's T_{JMAX} = 150°C. In the SQ package, the LM49120's θ_{JA} is 46°C/W. At any given ambient temperature T_A, use Equation 6 to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation 6 and substituting P_{DMAX-TOTAL} for P_{DMAX}' results in Equation 7. This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM49120's maximum junction temperature.

$$T_A = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}$$

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum mono power dissipation without exceeding the maximum junction temperature is approximately 121°C for the SQ package.

$$T_{JMAX} = P_{DMAX-TOTAL} \theta_{JA} + T_{A}$$

Equation 8 gives the maximum junction temperature T_{JMAX}. If the result violates the LM49120's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation 5 is greater than that of Equation 6, then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance). Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

PROPER SELECTION OF EXTERNAL COMPONENTS

Power Supply Bypassing/Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Place a 1µF ceramic capacitor from V_{DD} to GND. Additional bulk capacitance may be added as required.

Copyright © 2008–2013, Texas Instruments Incorporated

www.ti.com

(3)

(6)

(8)

(9)



(10)

www.ti.com

Input Capacitor Selection

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49120. The input capacitors create a high-pass filter with the input resistors R_{IN} . The -3dB point of the high pass filter is found using Equation 10 below.

 $f = 1 / (2\pi R_{IN}C_{IN})$ (Hz)

Where the value of R_{IN} is given in the Electrical Characteristics Table.

High pass filtering the audio signal helps protect the speakers. When the LM49120 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

Bias Capacitor Selection

The LM49120 internally generates a $V_{DD}/2$ common-mode bias voltage. The BIAS capacitor C_{BIAS} , improves PSRR and THD+N by reducing noise at the BIAS node. Use a 2.2µF ceramic placed as close to the device as possible.

PCB LAYOUT GUIDELINES

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM49120 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents digital noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.



SNAS431C-JUNE 2008-REVISED MAY 2013

www.ti.com

REVISION HISTORY

Rev	Date	Description
1.0	06/26/08	Initial release.
1.01	07/15/08	Edited the Ordering Information table.
С	05/03/13	Changed layout of National Data Sheet to TI format.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM49120TL/NOPB	ACTIVE	DSBGA	YZR	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	GK2	Samples
LM49120TLX/NOPB	ACTIVE	DSBGA	YZR	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	GK2	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM49120TL/NOPB	DSBGA	YZR	16	250	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1
LM49120TLX/NOPB	DSBGA	YZR	16	3000	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION


26-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM49120TL/NOPB	DSBGA	YZR	16	250	208.0	191.0	35.0
LM49120TLX/NOPB	DSBGA	YZR	16	3000	208.0	191.0	35.0

YZR0016



B. This drawing is subject to change without notice.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated