

# LP3983 Micropower, Low Quiescent Current, CMOS Voltage Regulator in DSBGA Package

Check for Samples: [LP3983](#)

## FEATURES

- Miniature 5 Pin Package
- Logic Controlled Enable
- No Noise Bypass Capacitor Required
- Stable with Low ESR Ceramic Capacitors
- Fast Turn ON
- Short Circuit Protection

## APPLICATIONS

- GSM Portable Phones
- CDMA Cellular Handsets
- Bluetooth Devices
- Portable Information Appliances

## KEY SPECIFICATIONS

- Input Voltage Range: 2.5V to 6.0V
- Output Voltages: 1.6V, 1.8V, and 2.5V
- Output Current: 5 mA
- Output Capacitors: 1 $\mu$ F Low ESR
- Virtually Zero  $I_Q$  (Disabled): 1.0  $\mu$ A
- Low  $I_Q$  (Enabled): 14  $\mu$ A
- PSRR: 10 dB
- Fast Start Up: 170  $\mu$ s

## DESCRIPTION

The LP3983 is a fixed voltage low current regulator.

The LP3983 is ideally suited to standby type applications in battery powered equipment, it allows the lifetime of the battery to be maximized. The device can be controlled via an Enable(disable) control and can thus be used by the system to further extend the battery lifetime by reducing the power consumption to virtually zero.


Performance is specified for a -40°C to 125°C temperature range.

For output voltages other than those stated and alternative package options, please contact your local NSC sales office.

## Package

- 5 Bump Thin DSBGA Package


## Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are the property of their respective owners.

**Block Diagram**




**Figure 1. LP3983**

**Connection Diagrams**



**Figure 2. 5 Pin DSBGA Package Top View  
See Package Number YZR0005ADA**



**Figure 3. 5 Pin DSBGA Package Bottom View  
See Package Number YZR0005ADA**

**PIN DESCRIPTIONS**

Name	Pin No.	Name and Function
V <sub>EN</sub>	A1	Enable Input Logic, Enables regulator when ≥ 1.2V. Disables regulator when ≤ 0.5V
GND	B2	Common Ground
V <sub>OUT</sub>	C1	Voltage Output. Connect this Output to the Load Circuit.
V <sub>IN</sub>	C3	Unregulated supply Input.
N/C	A3	No Connection. There should be no electrical connection made to this pin.

**ORDERING INFORMATION<sup>(1)(2)</sup>**

OUTPUT VOLTAGE (V)	GRADE	MINIMUM QUANTITY	OUTPUT MEDIA	ORDERABLE NUMBER
1.6	STD	250	Mini-Reel	LP3983ITL-1.6
		3000	Tape and Reel	LP3983ITLX-1.6
1.8		250	Mini-Reel	LP3983ITL-1.8
		3000	Tape and Reel	LP3983ITLX-1.8
2.5		250	Mini-Reel	LP3983ITL-2.5
		3000	Tape and Reel	LP3983ITLX-2.5

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

$V_{IN}$	-0.3 to 6.5V
$V_{EN}$	-0.3 to ( $V_{IN} + 0.3V$ ) to 6.5V(max)
$V_{OUT}$	-0.3V to ( $V_{IN} + 0.3V$ ) to 6.5V(max)
Junction Temperature	150°C
Storage Temperature	-65°C to +150°C
Pad Temperature (Soldering, 10 sec.)	265°C
ESD <sup>(4)</sup>	
Human Body Model	2KV
Machine Model	100V

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) The human body model is 100pF discharged through a 1.5kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

### Operating Ratings<sup>(1)(2)</sup>

$V_{IN}$ <sup>(3)</sup>	$V_{IN(MIN)}$ to 6V
$V_{EN}$	0 to 6.0V
Recommended Load Current	0 to 5mA
Junction Temperature	-40°C to +125°C
Ambient Temperature <sup>(4)</sup>	-40°C to +119°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) The minimum  $V_{IN}$  is dependant on the device output option. For  $V_{OUT(NOM)} \leq 2.7V$ ,  $V_{IN(MIN)}$  will equal 2.5V. For  $V_{OUT(NOM)} > 2.7V$ ,  $V_{IN(MIN)}$  will equal  $V_{OUT(NOM)} + 200mV$ .
- (4) The maximum ambient temperature ( $T_{A(max)}$ ) is dependant on the maximum operating junction temperature ( $T_{J(max-op)} = 125°C$ ), the maximum power dissipation of the device in the application ( $P_{D(max)}$ ), and the junction to ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max-op)} - (\theta_{JA} \times P_{D(max)})$ .

### Thermal Properties<sup>(1)</sup>

Junction to Ambient Thermal Resistance ( $\theta_{JA}$ ) <sup>(2)</sup>	255°C/W
-------------------------------------------------------------------------	---------

- (1) The maximum ambient temperature ( $T_{A(max)}$ ) is dependant on the maximum operating junction temperature ( $T_{J(max-op)} = 125°C$ ), the maximum power dissipation of the device in the application ( $P_{D(max)}$ ), and the junction to ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max-op)} - (\theta_{JA} \times P_{D(max)})$ .
- (2) Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design.

## Electrical Characteristics

Unless otherwise specified:  $V_{EN} = 1.8V$ ,  $V_{IN} = V_{OUT(nom)} + 1.0V$ ,  $C_{IN} = 1.0 \mu F$ ,  $I_{OUT} = 1.0mA$ ,  $C_{OUT} = 1.0 \mu F$ .

Typical values and limits appearing in standard typeface are for  $T_J = 25^\circ C$ . Limits appearing in **boldface type** apply over the entire junction temperature range for operation,  $-40^\circ C$  to  $+125^\circ C$ . <sup>(1)</sup> <sup>(2)</sup>

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
$\Delta V_{OUT}$	Output Voltage Tolerance	$I_{OUT} = 0mA$ to $5mA$		-55	+55	mV from $V_{OUT(nom)}$
				<b>-96</b>	<b>+96</b>	
				<b>-6</b>	<b>+6</b>	% of $V_{OUT(nom)}$
PSRR	Power Supply Rejection Ratio	$V_{IN} = V_{OUT(nom)} + 1V$ , $f \leq 10$ kHz, $I_{OUT} = 1mA$	10			dB
$I_Q$	Quiescent Current	$I_{OUT} = 50\mu A$ , $V_{IN} = 4.2V$	14		<b>21</b>	$\mu A$
		$V_{EN} = 0.4V$ , $V_{IN} = 4.2V$	1		<b>3</b>	
$I_{SC}$	Short Circuit Current Limit <sup>(3)</sup>	Output Grounded	28		<b>35</b>	mA
$I_{OUT}$	Maximum Output Current	<sup>(4)</sup>		<b>5</b>		mA
<b>Logic Control Characteristics</b>						
$I_{EN}$	Maximum Input Current at $V_{EN}$ input	$V_{EN} = 0.4$ and $V_{IN} = 6.0V$	0.02			$\mu A$
$V_{IL}$	Logic Low Input Threshold	$V_{IN} = V_{IN(MIN)}$ to $6.0V$			<b>0.5</b>	V
$V_{IH}$	Logic High Input Threshold	$V_{IN} = V_{IN(MIN)}$ to $6.0V$		<b>1.2</b>		V
<b>Timing Characteristics</b>						
$T_{ON}$	Turn on Time <sup>(3)</sup>	<sup>(5)</sup>	170		<b>250</b>	$\mu s$

- (1) All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with  $T_J = 25^\circ C$  or correlated using Statistical Quality Control methods. Operation over the temperature specification is guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) The target output voltage which is labelled  $V_{OUT(NOM)}$  is the desired voltage option.
- (3) This electrical specification is guaranteed by design.
- (4) The device maintains the regulated output voltage without load.
- (5) Time from  $V_{EN} = 1.2V$  to  $V_{OUT} = 95\%$  of  $V_{OUT(NOM)}$

## Electrical Characteristics Output Capacitor, Recommended Specifications

Symbol	Parameter	Conditions	Value	Limit		Units
				Min	Max	
$C_O$	Output Capacitor	Capacitance <sup>(1)</sup>	1.0	0.75		$\mu F$
		ESR		5	500	m $\Omega$

- (1) The capacitor tolerance should be  $\pm 25\%$  or better over the temperature range. Capacitor types recommended are X7R, Y5V, and Z5U.

### Typical Performance Characteristics

Unless otherwise specified,  $C_{IN} = C_{OUT} = 1 \mu\text{F}$  Ceramic,  $V_{IN} = V_{OUT(nom)} + 1.0\text{V}$ ,  $T_A = 25^\circ\text{C}$ , Enable pin is tied to  $V_{IN}$ .




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.





Figure 9.

**Typical Performance Characteristics (continued)**

Unless otherwise specified,  $C_{IN} = C_{OUT} = 1 \mu F$  Ceramic,  $V_{IN} = V_{OUT(nom)} + 1.0V$ ,  $T_A = 25^\circ C$ , Enable pin is tied to  $V_{IN}$ .



## APPLICATION HINTS

### POWER DISSIPATION AND DEVICE OPERATION

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air.

As stated in the [Electrical Characteristics](#) section, the allowable power dissipation for the device in a given package can be calculated using the equation:

$$P_D = (T_J - T_A) / \theta_{JA} \quad (1)$$

With a  $\theta_{JA} = 255^\circ\text{C}/\text{W}$ , the device in the DSBGA package returns a value of 392mW with a maximum junction temperature of  $125^\circ\text{C}$  and an ambient temperature of  $25^\circ\text{C}$ . The actual power dissipation across the device can be represented by the following equation:

$$P_D = (V_{IN} - V_{OUT}) * I_{OUT} \quad (2)$$

This establishes the relationship between the power dissipation allowed due to thermal considerations, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

### EXTERNAL CAPACITORS

In common with most low-dropout regulators, the LP3983 requires external capacitors to ensure stable operation. The LP3983 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### INPUT CAPACITOR

An input capacitor is required for stability. It is recommended that a 1.0 $\mu\text{F}$  capacitor be connected between the LP3983 input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the **ESR** (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be  $\approx 1\mu\text{F}$  over the entire operating temperature range.

#### OUTPUT CAPACITOR

The LP3983 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types Z5U, Y5V or X7R), recommended value 2.2 $\mu\text{F}$  and with ESR between 5m $\Omega$  to 500m $\Omega$ , is suitable in the LP3983 application circuit.

For this device the output capacitor should be connected between the VOUT pin and ground.

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see the section [CAPACITOR CHARACTERISTICS](#)).

#### NO-LOAD STABILITY

The LP3983 will remain stable and in regulation with no external load. This is specially important in CMOS RAM keep-alive applications.

## CAPACITOR CHARACTERISTICS

The LP3983 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 1 $\mu$ F to 4.7 $\mu$ F range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1 $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability by the LP3983.

The temperature performance of ceramic capacitors varies by type. Larger value ceramic capacitors may be manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R, which holds the capacitance within  $\pm 15\%$  over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1 $\mu$ F to 4.7 $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

## ENABLE OPERATION

The LP3983 may be switched ON or OFF by a logic input at the ENABLE pin,  $V_{EN}$ . A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes < 1 $\mu$ A. If the application does not require the shutdown feature, the  $V_{EN}$  pin should be tied to  $V_{IN}$  to keep the regulator output permanently on. To ensure proper operation, the signal source used to drive the  $V_{EN}$  input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the [Electrical Characteristics](#) section under  $V_{IL}$  and  $V_{IH}$ .

## DSBGA MOUNTING

The DSBGA package requires specific mounting techniques which are detailed in Application Note AN-1112, ([SNVA009](#)).

Referring to the section *PCB Layout*, it should be noted that the pad style which must be used with the 5 pin package is NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

## DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct sunlight may cause mis-operation of the device. Light sources such as Halogen lamps can effect electrical performance if brought near to the device.

Light with wavelengths in the red and infra-red part of the spectrum have the most detrimental effect thus the fluorescent lighting used inside most buildings has very little effect on the output voltage of the device. Tests carried out on a DSBGA test board showed a negligible effect on the regulated output voltage when brought within 1cm of a fluorescent lamp. A deviation of less than 0.1% from nominal output voltage was observed.



---

**REVISION HISTORY**

<b>Changes from Original (March 2013) to Revision A</b>	<b>Page</b>
<hr/> <ul style="list-style-type: none"><li>• Changed layout of National Data Sheet to TI format .....</li></ul> <hr/>	<hr/> <b>8</b> <hr/>

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP3983ITL-2.5/NOPB	ACTIVE	DSBGA	YZR	5	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	3	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3983ITL-2.5/NOPB	DSBGA	YZR	5	250	178.0	8.4	1.09	1.55	0.76	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3983ITL-2.5/NOPB	DSBGA	YZR	5	250	208.0	191.0	35.0

YZR0005



D: Max = 1.502 mm, Min = 1.441 mm

E: Max = 1.045 mm, Min = 0.984 mm

4215043/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
 B. This drawing is subject to change without notice.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated