





REF70 SNAS781G – OCTOBER 2020 – REVISED SEPTEMBER 2023


REF70 2 ppm/°C Maximum Drift, 0.23 ppm_{p-p} 1/f Noise, Precision Voltage Reference

1 Features

- · Low noise enables precision measurements:
 - 1/f Noise (0.1 Hz to 10 Hz): 0.23 ppm_{p-p}
 - 10 Hz to 1 kHz: 0.35 ppm_{rms}
- · Low temperature drift coefficient:
 - 2 ppm/°C maximum (-40°C to 125°C)
- High accuracy: ±0.025% maximum
- Humidity resistant hermetic ceramic package (LCCC)
- · Excellent long-term stability (1k hr): 35 ppm
- Low dropout: 400 mV
- Designed for a wide range of applications:
 - Wide input voltage up to 18 V
 - Output current: ±10 mA
 - Voltage options: 1.25 V, 2.5 V, 3 V, 3.3 V, 4.096 V, 5 V
- Ultra-flexible solution:
 - Stable with 1-μF to 100-μF output low-ESR capacitor
 - High PSRR: 107 dB at 1 kHz
 - Operating temperature range: −40°C to +125°C

2 Applications

- Semiconductor test equipment
- Precision data acquisition systems
- · Precision weight scales
- Ultrasound scanner
- X-ray systems
- · Industrial instrumentation
- PLC analog I/O modules
- · Field transmitters
- Power monitoring



0.1-Hz to 10-Hz Voltage Noise Distribution

3 Description

The REF70 is a family of high precision series voltage references that offers the industry's lowest noise (0.23 ppm_{p-p}), very low temperature drift coefficient (2 ppm/°C), and high accuracy (±0.025%). The REF70 offers a high PSRR, low drop-out voltage and excellent load and line regulation to help meet strict transient requirements. This combination of precision and features is designed for applications such as test and measurement that demand a precise reference to be paired with precision, high-resolution data converters such as ADS8900B, ADS127L01 and DAC11001A, to achieve optimal performance in the signal chain. The REF70 is also designed for noisesensitive medical applications such as ultrasound and X-ray to help enable low-noise measurements from the analog front end.


The REF70 family is available in VSSOP and LCCC package options. The LCCC (FKH) package is a hermetically sealed ceramic package that allows for low, long-term drift for applications that require a stable reference over a long time period without calibration.

The REF70 is specified for the wide temperature range of -40°C to +125°C. The wide temperature range enables operation across various industrial applications.

Device Information

PART NAME PACKAGE (1) BOD		BODY SIZE (NOM)
	LCCC (8)	5.00 mm × 5.00 mm
REF70	VSSOP (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Output Voltage Vs Free-Air-Temperature



Table of Contents

1 Features1	8.4 Noise Performance	. 21
2 Applications1	8.5 Temperature Drift	. 24
3 Description1	8.6 Power Dissipation	
4 Revision History2	9 Detailed Description	
5 Device Comparison Table4	9.1 Overview	
6 Pin Configuration and Functions5	9.2 Functional Block Diagram	. 25
7 Specifications6	9.3 Feature Description	
7.1 Absolute Maximum Ratings6	9.4 Device Functional Modes	
7.2 ESD Ratings6	10 Application and Implementation	. 27
7.3 Recommended Operating Conditions6	10.1 Application Information	
7.4 Thermal Information6	10.2 Typical Applications	
7.5 REF7012 Electrical Characteristics7	10.3 Power Supply Recommendation	
7.6 REF7025 Electrical Characteristics8	10.4 Layout	
7.7 REF7030 Electrical Characteristics9	11 Device and Documentation Support	
7.8 REF7033 Electrical Characteristics	11.1 Documentation Support	34
7.9 REF7040 Electrical Characteristics11	11.2 Receiving Notification of Documentation Updates	. 34
7.10 REF7050 Electrical Characteristics	11.3 Support Resources	34
7.11 Typical Characteristics14	11.4 Trademarks	. 34
8 Parameter Measurement Information19	11.5 Electrostatic Discharge Caution	. 34
8.1 Solder Heat Shift19	11.6 Glossary	. 34
8.2 Long-Term Stability20	12 Mechanical, Packaging, and Orderable	
8.3 Thermal Hysteresis20	Information	. 34
•		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2023) to Revision G (September 2023)	Page
Update table to highlight REF7025 and REF7040 release in VSSOP package	
Added performance parameters for VSSOP package	8
Added performance parameters for VSSOP package	11
Changed Figure 7-25 to longer duration (10000 hours)	
Added Figure 7-27	
Changed Figure 8-4 and Figure 8-4, to longer duration (10000 hours)	20
Changed Figure 8-10, to highlight performance at different supply voltages	21
 Changed minimum ESR value from 10 mΩ to 1 mΩ 	
Changed minimum ESR value from 10 mΩ to 1 mΩ	28
Changes from Revision E (July 2022) to Revision F (March 2023)	Page
Add line break to voltage options feature to improve readability	
Removed VSSOP package preview footnote	
Added footnote to indicate VSSOP package preview material	
Added performance parameters for VSSOP package	
Added performance graphs for VSSOP package devices	14
Added solder shift histogram for VSSOP package	
Added long term stability details for VSSOP package	
Added thermal hysteresis details for VSSOP package	
Added layout details for VSSOP package	
Changes from Revision D (November 2021) to Revision E (July 2022)	Page
Updated Long-term Stability feature text based on documentation feedback and updated ppm to 35 ppm based on additional tests conducted	

www.ti.com

•	Added footnote for Device Information table for VSSOP package	1
•	Updated Long-term stability numbers to reflect latest evaluation results	<mark>8</mark>
•	Changed Figure 7-25 to longer duration (4000 hours)	14
•	Changed Figure 8-4, to longer duration (4000 hours)	20
C	hanges from Revision C (September 2021) to Revision D (November 2021)	Page
•	Changed REF7012 status from Preproduction device to Released device	4
•	Changed REF7012 status to Released Device. Updated specifications to meet production release devi	
•	Added REF7030 Electrical Characteristics table	
•	Added REF7033 Electrical Characteritics table	10
•	Added REF7012 Thermal Hysteresis figure	14
•	Added JEDEC standard details to follow for solder reflow profiles. Updated solder shift histogram plot	19
•	Added Thermal Hysteresis plots for REF7012 device	
C	hanges from Revision B (April 2021) to Revision C (September 2021)	
•	Add 1.25 V variant to Features on page1	1
•	In the Device Comparison Table, added the 1.25V variant and added foot notes to indicate which device	es are
	released vs pre-production	
•	Changed Dropout voltage to min VIN = 2.75 V for VOUT < 2.5 V.	
•	Added Electrical Characteristics table for REF7012 (Product Preview)	<mark>7</mark>
•	Changed V _{INMIN} from 3 V to V _{OUT} + V _{DO}	
•	Added Electrical Characteristics table for REF7040 (Product Preview)	
•	Added Electrical Characteristics table for REF7050 (Product Preview)	
•	Added to the notes above the Typical Characteristics plots, Vref = 2.5 V to the default conditions	
•	Under Temperature Drift section of the Parameter Measurement Information, corrected the figure from	
	Term Drift plot to Temperature Drift	24
C	hanges from Revision A (December 2020) to Revision B (April 2021)	Page
•	Changed REF7025 to more general REF70 series in heading and device information. Added ADC com	panion
	products	
•	Changed Figures 7-2 and 7-20, Long-Term Stability (First 1000 Hours), to longer duration (2000 hours)	14
•	Corrected typical shift from 0.021% to 0.009%	
•	Changed Figure 8-3, Long-Term Stability LCCC -1000 hours), to longer duration (2000 hours)	
•	Corrected Figure 8-5, Thermal Hysteresis Distribution Cycle 2 (-40°C to 125°C), data and title	
•	Reordered figures and paragraphs for better flow	
•	Changed V _{REF} to V _{REF(25°C)} in Equation 2	
•	Added missing supply bypass capacitor value (10-µF)	25
•	Clarified piezoelectric contribution to noise and added links to resources	
•	Added clarification on how to connect OUTF and OUTS in specific load current condition	
•	Corrected part numbers and added links in Table 10-2, Reference Op Amp Options	
C	hanges from Revision * (October 2020) to Revision A (December 2020)	Page
•	APL to RTM release	



5 Device Comparison Table

PROI	PRODUCT		
LCC package	VSSOP package	V _{OUT}	
REF7012QFKHT (1)	REF7012QDGKR (1)	1.25 V	
REF7025QFKHT (1)	REF7025QDGKR (1)	2.5 V	
REF7030QFKHT (1)	REF7030QDGKR ²	3.0 V	
REF7033QFKHT (1)	REF7033QDGKR ²	3.3 V	
REF7040QFKHT (1)	REF7040QDGKR (1)	4.096 V	
REF7050QFKHT (1)	REF7050QDGKR ²	5.0 V	

- (1) This orderable is released to market.
- (2) Samples available for the orderable upon request.



6 Pin Configuration and Functions




Figure 6-1. FKH Package 8-Pin LCCC Top View




Figure 6-2. DGK Package 8-Pin VSSOP Top View

Table 6-1. Pin Functions

PIN			TYPE	DESCRIPTION			
NAME	FKH	DGK	ITPE	DESCRIPTION			
EN	1	1	Input	Device enable control. Low level input disables the reference output and device enters shutdown mode. Device can be enabled by driving voltage > 1.6V. If the pin is left floating, the internal pull up will enable the device.			
VIN	2	2	Power	Input supply voltage connection. Connect a minimum 0.1-µF decoupling capacitor to ground for the best performance.			
GND	3	3	Ground	Ground connection.			
GND	4	4	Ground	Ground connection.			
GND	5	5	Ground	Ground connection			
OUTS	6	6	Input	Reference voltage output sense connection.			
OUTF	7	7	Output	Reference voltage output force connection. Connect a output capacitor between 1-µF to 100-µF for the best performance.			
GND	8	8	Ground	Ground connection.			



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN	-0.3	20	V
Enable voltage	EN	-0.3	VIN + 0.3	V
Output voltage	V _{OUT}	-0.3	6	V
Output short circuit current	I _{sc}		25	mA
Operating temperature range	T _A	-55	150	°C
Storage temperature range	T _{stg}	-65	170	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. These are stress ratings only and functional operation of the device at these or any other conditions beyond those specified in the Electrical Characteristics Table is not implied.

7.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 1000	V
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Input voltage	V _{OUT} + V _{DO} ⁽¹⁾		18	V
EN	Enable voltage	0		VIN	V
IL	Output current	-10		10	mA
T _A	Operating temperature	-40	25	125	°C

⁽¹⁾ V_{DO} = Dropout voltage. For V_{OUT} < 2.5 V minimum VIN = 2.75 V

7.4 Thermal Information

		REF	70xx	
	THERMAL METRIC ⁽¹⁾	FKH (CERAMIC)	DGK (MSOP)	UNIT
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	95.8	201.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	59.0	85.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	58.3	122.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	48.2	21.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	58.1	121.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	28.5	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback



7.5 REF7012 Electrical Characteristics

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = 3 V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST C	ONDITION	MIN	TYP	MAX	UNIT
ACCURAC	Y AND DRIFT						
	Output voltage accuracy	T _A = 25°C		-0.025		0.025	%
	Output voltage accuracy	T _A = 25°C; DGK packag	je	-0.05		0.05	%
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C				2	ppm/°C
	Output voltage temperature coefficient	–40°C ≤ T _A ≤ 85°C; DG	K package			2	ppm/°C
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C; DO	GK package			4.2	ppm/°C
LINE AND I	LOAD REGULATION					'	
^\/ / ^\/	Line ve sudetieve	2.75 V ≤ V _{IN} ≤ 18 V			4		A /
$\Delta V_{O} / \Delta V_{IN}$	Line regulation	2.75 V ≤ V _{IN} ≤ 18 V, –40	0°C ≤ T _A ≤ 125°C			30	ppm/V
		I _L = 0 mA to 10mA			5		
		$I_L = 0 \text{ mA to } 10\text{mA}, -40^\circ$	°C ≤ T _A ≤ 125°C			15	, ,
$\Delta V_{O} / \Delta I_{L}$	Load regulation	I _L = 0 mA to -10mA			15		ppm/m/
		$I_L = 0 \text{ mA to } -10\text{mA}, -40$	0°C ≤ T _A ≤ 125°C			30	
NOISE							
e _{np-p}	Low frequency noise	f = 0.1 Hz to 10 Hz			0.25		ppm _{p-p}
e _n	Output voltage noise	f = 10 Hz to 1 kHz			0.35		ppm _{rms}
	SIS AND LONG-TERM ST	ABILITY					
		0 to 250h at 35°C –FKH	package		15		
	Long-term stability	0 to 1000h at 35°C – Fk	<u> </u>		35		ppm
			0 to 250h at 35°C – DGK package		27		
	Long-term stability	to 1000h at 35°C – DGK package			37		ppm
		25°C, –40°C, 125°C, 25			18		
	Output voltage	25°C, –40°C, 85°C, 25°	<u> </u>		11		ppm
	hysteresis (cycle 1)	25°C, 0°C, 70°C, 25°C -			11		
		25°C, –40°C, 125°C, 25			410		
	Output voltage	25°C, –40°C, 85°C, 25°			35		ppm
	hysteresis (cycle 1)		C, 0°C, 70°C, 25°C – DGK package		33		• • •
TURN ON 1	IME						
t _{ON}	Turn-on time	0.1% settling, C _{OUT} = 1	JF		0.5		ms
CAPACITIV		0. 55.					
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C		0.1			μF
C _{OUT}	Stable output capacitor range (1)	-40°C ≤ T _A ≤ 125°C		1		100	μF
POWER SU	IPPLY			•			
V _{IN}	Input voltage			2.75		18	V
		T _A = 25°C	A athra was de		4	6.5	mA
•	Quita a sent a	–40°C ≤ T _A ≤ 125°C	Active mode			7.5	mA
la	Quiescent current	T _A = 25°C			5	10	uA
		-40°C ≤ T _A ≤ 125°C	Shutdown mode			12	uA
		Active mode (EN=1)	1	1.6			V
V_{EN}	Enable pin voltage	Shutdown mode (EN=0))			0.5	V



7.5 REF7012 Electrical Characteristics (continued)

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = 3 V, OUTS connected to OUTF, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
I _{EN} Enable pin current		V _{IN} = V _{EN} = 18V		3.2	4	uA
Enable pin current	$V_{IN} = V_{EN} = 18V, -40^{\circ}C \le T_{A} \le 125^{\circ}C$			5	uA	
I _{SC}	Short circuit current	V _{OUT} = 0V		30		mA

⁽¹⁾ ESR for the capacitor can range from 1 m Ω to 400 m Ω

7.6 REF7025 Electrical Characteristics

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST CONDITION	MIN TY	P MAX	UNIT
ACCURAC	Y AND DRIFT				
	Output voltage accuracy	T _A = 25°C	-0.025	0.025	%
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C		2	ppm/°C
LINE AND I	OAD REGULATION				
A)/ / A)/	Lina na mulatian	$V_{OUT} + V_{DO} \le V_{IN} \le 18 \text{ V}$		4	
Δν _Ο / Δν _{ΙΝ}	Line regulation	$V_{OUT} + V_{DO} \le V_{IN} \le 18 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$		30	ppm/V
		I _L = 0 mA to 10mA, V _{IN} = V _{OUT} + V _{DO}		5	
AN/ / AI		$I_L = 0 \text{ mA to } 10\text{mA}, V_{IN} = V_{OUT} + V_{DO}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		10	
ΔV _O / ΔI _L	Load regulation	$I_L = 0$ mA to -10 mA, $V_{IN} = V_{OUT} + V_{DO}$		5	ppm/mA
		$I_L = 0 \text{ mA to } -10\text{mA}, V_{IN} = V_{OUT} + V_{DO}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		15	
NOISE					
e _{np-p}	Low frequency noise	f = 0.1 Hz to 10 Hz	0	23	ppm _{p-p}
e _n	Output voltage noise	f = 10 Hz to 1 kHz	0.3	35	ppm _{rms}
HYSTERES	IS AND LONG-TERM ST	ABILITY			
	Lana dama atabilitu	0 to 250h at 35°C - FKH package		15	
	Long-term stability	0 to 1000h at 35°C - FKH package	;	35	ppm
	Langua da mara ada bilibu	0 to 250h at 35°C – DGK package	;	35	ppm
	Long-term stability	0 to 1000h at 35°C – DGK package		75	ppm
		25°C, –40°C, 125°C, 25°C – FKH package	1	80	
	Output voltage hysteresis (cycle 1)	25°C, –40°C, 85°C, 25°C – FKH package	1	00	ppm
	injusticionis (oyele 1)	25°C, 0°C, 70°C, 25°C – FKH package		40	
	_	25°C, –40°C, 125°C, 25°C – DGK package	2	90	
	Output voltage hysteresis (cycle 1)	25°C, –40°C, 85°C, 25°C – DGK package	;	50	ppm
		25°C, 0°C, 70°C, 25°C – DGK package		45	
TURN ON 1	IME				
t _{ON}	Turn-on time	0.1% settling, C _{OUT} = 1μF	С).5	ms
CAPACITIV	E LOAD				
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C	0.1		μF
C _{OUT}	Stable output capacitor range (1)	-40°C ≤ TA ≤ 125°C	1	100	μF
POWER SU	PPLY				

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.6 REF7025 Electrical Characteristics (continued)

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST (CONDITION	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage			V _{OUT} + V _{DO}		18	V
		T _A = 25°C	Active mode		4	6	mA
	Quiescent current	–40°C ≤ T _A ≤ 125°C	Active mode			6.5	mA
IQ	Quiescent current	T _A = 25°C	Shutdown mode		5	10	uA
		–40°C ≤ T _A ≤ 125°C				12	uA
1/	Enable pin voltage	Active mode (EN=1)	Active mode (EN=1)				V
V_{EN}	Enable pin voltage	Shutdown mode (EN=	0)			0.5	V
1	Enable pin current	V _{IN} = V _{EN} = 18V			3.2	4	uA
I _{EN}	Enable pin current	$V_{IN} = V_{EN} = 18V, -40^{\circ}C$	C ≤ T _A ≤ 125°C			5	uA
1/	Drangut valtage	$I_L = 5\text{mA}, -40^{\circ}\text{C} \le T_A \le$	I _L = 5mA, -40°C ≤ T _A ≤ 125°C			250	mV
V_{DO}	Dropout voltage $I_L = 10 \text{mA}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		≤ 125°C			400	mV
I _{SC}	Short circuit current	V _{OUT} = 0V			25		mA

⁽¹⁾ ESR for the capacitor can range from 1 m Ω to 400 m Ω

7.7 REF7030 Electrical Characteristics

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
ACCURAC	Y AND DRIFT		1		•		
	Output voltage accuracy	T _A = 25°C	-0.025		0.025	%	
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C			2	ppm/°C	
LINE AND	OAD REGULATION				'		
^\/ / ^\/	Line regulation	3.2 V ≤ V _{IN} ≤ 18 V		4		nnm //	
$\Delta V_{O} / \Delta V_{IN}$	Line regulation	3.2 V ≤ V _{IN} ≤ 18 V, −40°C ≤ T _A ≤ 125°C			30	ppm/V	
		I _L = 0 mA to 10mA, V _{IN} = 3.5 V		5			
ΔV _O / ΔΙ _L	Lood regulation	$I_L = 0$ mA to 10mA, $V_{IN} = 3.5$ V, -40° C $\leq T_A \leq$ 125°C			10	n n na /na A	
	Load regulation	I _L = 0 mA to -10mA, V _{IN} = 3.5 V		5		ppm/mA	
		$I_L = 0$ mA to -10 mA, $V_{IN} = 3.5$ V, -40 °C $\le T_A \le 125$ °C			15		
NOISE					'		
e _{np-p}	Low frequency noise	f = 0.1 Hz to 10 Hz		0.23		ppm _{p-p}	
e _n	Output voltage noise	f = 10 Hz to 1 kHz		0.35		ppm _{rms}	
HYSTERES	SIS AND LONG-TERM ST	ABILITY			'		
	Lang tarm atability	0 to 250h at 35°C - FKH package		15			
	Long-term stability	0 to 1000h at 35°C - FKH package		35		ppm	
	_	25°C, –40°C, 125°C, 25°C – FKH package		180			
	Output voltage hysteresis (cycle 1)	25°C, –40°C, 85°C, 25°C – FKH package		100		ppm	
	Injusticionic (oyele 1)	25°C, 0°C, 70°C, 25°C – FKH package		40			
TURN ON 1	IME				'		
t _{ON}	Turn-on time	0.1% settling, C _{OUT} = 1μF		0.5		ms	
CAPACITIV	E LOAD	1	1		1		



7.7 REF7030 Electrical Characteristics (continued)

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST C	ONDITION	MIN	TYP	MAX	UNIT
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C		0.1			μF
C _{OUT}	Stable output capacitor range (1)	-40°C ≤ T _A ≤ 125°C	–40°C ≤ T _A ≤ 125°C			100	μF
POWER	SUPPLY					'	
V _{IN}	Input voltage			V _{OUT} + V _{DO}		18	V
		T _A = 25°C	Active mode		4	6	mA
	Quiescent current	–40°C ≤ T _A ≤ 125°C				7	mA
IQ	Quiescent current	T _A = 25°C	Shutdown mode		5	10	uA
		–40°C ≤ T _A ≤ 125°C	- Shuldown mode			12	uA
V	Enable nin valtage	Active mode (EN=1)		1.6			V
V_{EN}	Enable pin voltage	Shutdown mode (EN=0)			0.5	V
	Enable nin augrant	V _{IN} = V _{EN} = 18V			3.2	4	uA
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 18V, -40°C	V _{IN} = V _{EN} = 18V, –40°C ≤ T _A ≤ 125°C			5	uA
.,	Duanautwaltana	I _L = 5mA, -40°C ≤ T _A ≤ 125°C				250	mV
V_{DO}	Dropout voltage	I _L = 10mA, -40°C ≤ T _A	≤ 125°C			400	mV
I _{SC}	Short circuit current	V _{OUT} = 0V			25		mA

⁽¹⁾ ESR for the capacitor can range from 1 m Ω to 400 m Ω

7.8 REF7033 Electrical Characteristics

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
ACCURAC	Y AND DRIFT				•	
	Output voltage accuracy	T _A = 25°C	-0.025		0.025	%
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C			2	ppm/°C
LINE AND	LOAD REGULATION		1			
^\/ / ^\/	Line regulation	3.5 V ≤ V _{IN} ≤ 18 V		4		nnm//
ΔνΟ / ΔνιΝ	Line regulation	3.5 V ≤ V _{IN} ≤ 18 V, −40°C ≤ T _A ≤ 125°C			30	ppm/V
		I _L = 0 mA to 10mA, V _{IN} = 3.8 V		5		
A)/ / A1	Load regulation	I_L = 0 mA to 10mA, V_{IN} = 3.8 V, -40°C ≤ T_A ≤ 125°C			10	
$\Delta V_{O} / \Delta I_{L}$		I _L = 0 mA to -10mA, V _{IN} = 3.8 V		5		ppm/mA
		$I_L = 0$ mA to -10 mA, $V_{IN} = 3.8$ V, -40 °C $\le T_A \le 125$ °C			15	
NOISE					'	
e _{np-p}	Low frequency noise	f = 0.1 Hz to 10 Hz		0.23		ppm _{p-p}
e _n	Output voltage noise	f = 10 Hz to 1 kHz		0.35		ppm _{rms}
HYSTERES	SIS AND LONG-TERM ST	ABILITY			'	
	Long torm stability	0 to 250h at 35°C - FKH package		15		n.n.m
	Long-term stability	0 to 1000h at 35°C - FKH package		35		ppm

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.8 REF7033 Electrical Characteristics (continued)

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST C	ONDITION	MIN	TYP	MAX	UNIT
		25°C, -40°C, 125°C, 2	5°C – FKH package		180		
	Output voltage hysteresis (cycle 1)	25°C, -40°C, 85°C, 25°	°C – FKH package		100		ppm
	Trysteresis (eyele 1)	25°C, 0°C, 70°C, 25°C	– FKH package		40		
TURN O	ON TIME	1					
t _{ON}	Turn-on time	0.1% settling, C _{OUT} = 1	μF		0.5		ms
CAPACI	ITIVE LOAD						
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C		0.1			μF
C _{OUT}	Stable output capacitor range (1)	-40°C ≤ T _A ≤ 125°C		1		100	μF
POWER	SUPPLY	1					
V _{IN}	Input voltage			V _{OUT} + V _{DO}		18	V
		T _A = 25°C	A - ti d -		4	6	mA
	0	-40°C ≤ T _A ≤ 125°C	Active mode			7	mA
IQ	Quiescent current	T _A = 25°C	Object description of a		5	10	uA
		-40°C ≤ T _A ≤ 125°C	Shutdown mode			12	uA
	For the selection of the sec	Active mode (EN=1)		1.6			V
V _{EN}	Enable pin voltage	Shutdown mode (EN=0))			0.5	V
	Fuelden in comment	V _{IN} = V _{EN} = 18V			3.2	4	uA
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 18V, -40°C ≤ T _A ≤ 125°C				5	uA
	D	$I_L = 5\text{mA}, -40^{\circ}\text{C} \le T_A \le$	125°C			250	mV
V_{DO}	Dropout voltage	I _L = 10mA, –40°C ≤ T _A	≤ 125°C			400	mV
I _{sc}	Short circuit current	V _{OUT} = 0V			25		mA

⁽¹⁾ ESR for the capacitor can range from 1 m Ω to 400 m Ω

7.9 REF7040 Electrical Characteristics

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
ACCURAC	Y AND DRIFT					
	Output voltage accuracy	T _A = 25°C	-0.025		0.025	%
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C			2	ppm/°C
LINE AND	LOAD REGULATION				'	
ΔV_{O} / ΔV_{IN} Line regulation	Line regulation	$V_{OUT} + V_{DO} \le V_{IN} \le 18 \text{ V}$		4		ppm/V
	Line regulation	$V_{OUT} + V_{DO} \le V_{IN} \le 18 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$			30	ppiii/v
		I _L = 0 mA to 10mA, V _{IN} = V _{OUT} + V _{DO}		5		
A\/ / AI	Lood regulation	$I_L = 0 \text{ mA to } 10\text{mA}, V_{IN} = V_{OUT} + V_{DO}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$			10	n no ma /ma A
$\Delta V_{O} / \Delta I_{L}$	Load regulation	$I_L = 0$ mA to -10 mA, $V_{IN} = V_{OUT} + V_{DO}$		5		ppm/mA
		$I_L = 0 \text{ mA to } -10 \text{mA}, V_{IN} = V_{OUT} + V_{DO}, -40 ^{\circ}\text{C} \le T_A \le 125 ^{\circ}\text{C}$			15	
NOISE						
e _{np-p}	Low frequency noise	f = 0.1 Hz to 10 Hz		0.23		ppm _{p-p}



7.9 REF7040 Electrical Characteristics (continued)

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST C	ONDITION	MIN	TYP	MAX	UNIT
e _n	Output voltage noise	f = 10 Hz to 1 kHz			0.35		ppm _{rms}
HYSTE	RESIS AND LONG-TERM ST	TABILITY	-			'	
		0 to 250h at 35°C - FKH	l package		15		
	Long-term stability	0 to 1000h at 35°C - FK	o 1000h at 35°C - FKH package		35		ppm
	1 4 4 124 .	0 to 250h at 35°C – DG	K package		35		
	Long-term stability	0 to 1000h at 35°C – Do	GK package		75		ppm
		25°C, -40°C, 125°C, 25	5°C – FKH package		180		
	Output voltage hysteresis (cycle 1)	25°C, -40°C, 85°C, 25°	C – FKH package		100		ppm
	Trystorosis (cycle 1)	25°C, 0°C, 70°C, 25°C	- FKH package		40		
		25°C, –40°C, 125°C, 25 package	s°C (cycle 1) – DGK		290		
	Output voltage hysteresis (cycle 1)	25°C, –40°C, 85°C, 25° package	25°C, –40°C, 85°C, 25°C (cycle 1) – DGK		50		ppm
		25°C, 0°C, 70°C, 25°C	(cycle 1) – DGK package		45		
TURN (ON TIME						
t _{ON}	Turn-on time	0.1% settling, C _{OUT} = 1	0.1% settling, C _{OUT} = 1μF		0.5		ms
CAPAC	ITIVE LOAD					'	
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C		0.1			μF
C _{OUT}	Stable output capacitor range (1)	-40°C ≤ T _A ≤ 125°C		1		100	μF
POWER	R SUPPLY					'	
V _{IN}	Input voltage			V _{OUT} + V _{DO}		18	V
		T _A = 25°C	Active mode		4	6	mA
	Quiocont ourrent	–40°C ≤ T _A ≤ 125°C	Active mode			6.5	mA
I _Q	Quiescent current	T _A = 25°C	Churt day, manda		5	10	uA
		–40°C ≤ T _A ≤ 125°C	Shutdown mode			12	uA
\/	Enable sin veltage	Active mode (EN=1)		1.6			V
V _{EN}	Enable pin voltage	Shutdown mode (EN=0	Shutdown mode (EN=0)			0.5	V
	Enable via sument	V _{IN} = V _{EN} = 18V			3.2	4	uA
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 18V, –40°C	≤ T _A ≤ 125°C			5	uA
	Description It	I _L = 5mA, -40°C ≤ T _A ≤	125°C			250	mV
V_{DO}	Dropout voltage	I _L = 10mA, –40°C ≤ T _A :	≤ 125°C			400	mV
I _{sc}	Short circuit current	V _{OUT} = 0V			25		mA

⁽¹⁾ ESR for the capacitor can range from 1 $m\Omega$ to 400 $m\Omega$

7.10 REF7050 Electrical Characteristics

Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
ACCURACY	AND DRIFT					
	Output voltage accuracy	T _A = 25°C	-0.025		0.025	%
	Output voltage temperature coefficient	-40°C ≤ T _A ≤ 125°C			2	ppm/°C

Submit Document Feedback



7.10 REF7050 Electrical Characteristics (continued)


Specifications are tested at T_A = 25°C, I_L = 0 mA, C_{IN} = 0.1 μ F, C_{OUT} = 10 μ F, V_{IN} = V_{OUT} + 0.5V, OUTS connected to OUTF, unless otherwise noted

	PARAMETER	TEST C	ONDITION	MIN	TYP	MAX	UNIT	
LINE AND	LOAD REGULATION							
A)/ / A)/	Line and the	V _{OUT} + V _{DO} ≤ V _{IN} ≤ 18 \	/		4			
$\Delta V_{O} / \Delta V_{IN}$	Line regulation	V _{OUT} + V _{DO} ≤ V _{IN} ≤ 18 \	/, –40°C ≤ T _A ≤ 125°C			30	ppm/V	
	$I_L = 0$ mA to 10mA, $V_{IN} = V_{OUT} + V_{DO}$			5				
A)/ / A1	Load namidation	$I_L = 0$ mA to 10mA, $V_{IN} = 0$ $T_A \le 125$ °C	= V _{OUT} + V _{DO} , −40°C ≤			10		
$\Delta V_{O} / \Delta I_{L}$	Load regulation	$I_L = 0$ mA to -10 mA, V_{IN}	I = V _{OUT} + V _{DO}		5		ppm/mA	
		$I_L = 0$ mA to -10 mA, V_{IN} $T_A \le 125$ °C	$_{\rm I}$ = $V_{\rm OUT}$ + $V_{\rm DO}$, -40° C \leq			15		
NOISE								
e _{np-p}	Low frequency noise	f = 0.1 Hz to 10 Hz			0.23		ppm _{p-p}	
e _n	Output voltage noise	f = 10 Hz to 1 kHz			0.35		ppm _{rms}	
HYSTERES	SIS AND LONG-TERM ST	ABILITY						
		0 to 250h at 35°C - FKH	l package		15			
	Long-term stability	0 to 1000h at 35°C - FK	H package	,	35		ppm	
		25°C, -40°C, 125°C, 25	°C – FKH package		180			
	Output voltage hysteresis (cycle 1)	25°C, –40°C, 85°C, 25°C – FKH package			100	100		
	Trysteresis (cycle 1)	25°C, 0°C, 70°C, 25°C -	- FKH package		40			
TURN ON 1	IME	1		,				
t _{ON}	Turn-on time	0.1% settling, C _{OUT} = 1	ıF		0.5		ms	
CAPACITIV	E LOAD					'		
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C		0.1			μF	
C _{OUT}	Stable output capacitor range (1)	-40°C ≤ T _A ≤ 125°C		1		100	μF	
POWER SU	IPPLY					'		
V _{IN}	Input voltage			V _{OUT} + V _{DO}		18	V	
		T _A = 25°C	Active mode		4	6	mA	
	Ouissant surrent	–40°C ≤ T _A ≤ 125°C	Active mode			6.5	mA	
I _Q	Quiescent current	T _A = 25°C	Shutdown mode		5	10	uA	
		–40°C ≤ T _A ≤ 125°C	- Shuldown mode			12	uA	
\/	Enable sin veltage	Active mode (EN=1)		1.6			V	
V_{EN}	Enable pin voltage	Shutdown mode (EN=0)				0.5	V	
	Enable nin gurrent	V _{IN} = V _{EN} = 18V			3.2	4	uA	
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 18V, -40°C	≤ T _A ≤ 125°C			5	uA	
\/	Dropout voltage	I _L = 5mA, -40°C ≤ T _A ≤	125°C			250	mV	
V_{DO}	Dropout voltage	I _L = 10mA, -40°C ≤ T _A ≤	≤ 125°C			400	mV	
I _{sc}	Short circuit current	V _{OUT} = 0V			25		mA	


⁽¹⁾ ESR for the capacitor can range from 1 m Ω to 400 m Ω




7.11 Typical Characteristics



















8 Parameter Measurement Information

8.1 Solder Heat Shift

The materials used in the manufacture of the REF70 have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated during soldering process. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error. In order to illustrate this effect, a total of 32 devices were soldered on two printed circuit boards [16 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 8-1. The printed circuit board is comprised of FR4 material. The board thickness is 1.65 mm and the area is 114 mm × 152 mm.

For recommended reflow profiles using 'Sn-Pb Eutectic Assembly' or 'Pb-Free Assembly' please refer JEDEC J-STD-020 standard.





Figure 8-1. Reflow Profile

The reference output voltage is measured before and after the reflow process. Although all tested units exhibit very low shifts, higher shifts are also possible depending on the size, thickness, and material of the printed circuit board. An important note is that the Figure 8-2 and Figure 8-3 display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the last pass to minimize its exposure to thermal stress.



8.2 Long-Term Stability

One of the key parameters of the REF70 references is long-term stability also known as long-term drift. The long-term stability value was tested in a typical setup that reflects standard PCB board manufacturing practices. The boards are made of standard FR4 material and the board does not have special cuts or grooves around the devices to relieve the mechanical stress of the PCB. The devices and boards in this test do not undergo high temperature burn in post-soldering prior to testing. These conditions reflect a real world use case scenario and common manufacturing techniques.

During the long-term stability testing, precautions are taken to ensure that only the long-term stability drift is being measured. The boards are maintained at 35°C in an oil bath. The oil bath ensures that the temperature is constant across the device over time compared to an air oven. The measurements are captured every 30 minutes with a calibrated 8.5 digit multimeter.

Typical long-term stability characteristic is expressed as a deviation over time. Figure 8-4 shows the typical drift value for the REF70 in LCCC (FKH) package is 35 ppm from 0 to 1000 hours. It is important to understand that long-term stability is not ensured by design and that the value is typical. The REF70 will experience the highest drift in the initial 1000 hr. Subsequent deviation is typically lower than previous 1000 hr.




Figure 8-4. Long Term Stability LCCC -10000 hours (V_{OUT})

Figure 8-5 shows the typical drift value for the REF70 in VSSOP (DGK) package is 75 ppm from 0 to 1000 hours. It is important to understand that long-term stability is not ensured by design and that the value is typical. The REF70 will experience the highest drift in the initial 1000 hr.




Figure 8-5. Long Term Stability VSSOP -10000 hours (V_{OUT})

8.3 Thermal Hysteresis


Thermal hysteresis is measured with the REF70 soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling

the device through the specified temperature range, and returning to 25°C. This can be seen in Figure 8-6 to Figure 8-8. Hysteresis can be expressed by Equation 1:

$$V_{HYST} = \left(\frac{|V_{PRE} - V_{POST}|}{V_{NOM}}\right) \times 10^{6} \text{ (ppm)}$$
(1)

where

- V_{HYST} = thermal hysteresis (in units of ppm)
- V_{NOM} = the specified output voltage
- V_{PRE} = output voltage measured at 25°C pre-temperature cycling
- V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range of –40°C to +125°C and returns to 25°C.



8.4 Noise Performance

8.4.1 1/f Noise

1/f noise, also known as flicker noise, is a low frequency noise that affects the device output voltage which can affect precision measurements in ADCs. This noise increases proportionally with output voltage and operating temperature. It is measured by filtering the output from 0.1-Hz to 10-Hz. Since the 1/f noise is an extremely low value, the frequency of interest needs to be amplified and band-pass filtered. This is done by using a high-pass filter to block the DC voltage. The resulting noise is then amplified by a gain of 1000. The bandpass



filter is created by a series of high-pass and low-pass filter that adds additional gain to make it more visible on a oscilloscope as shown in Figure 8-9. 1/f noise must be tested in a Faraday cage enclosure to block environmental noise.




Figure 8-9. 1/f Noise Test Setup

Typical 1/f noise (0.1-Hz to 10-Hz) distribution can be seen in Figure 8-10. The noise is measured at two different supply voltages. The REF70 noise performance is not impacted by supply voltage.




Figure 8-10. 0.1-Hz to 10-Hz Voltage Noise Distribution

The 1/f noise is in such a low frequency range that it is not practical to filter out which makes it a key parameter for ultra-low noise measurements. Noise sensitive designs must use the lowest 1/f noise for the highest precision measurements. Figure 8-11 shows the effect of 1/f noise over 10s.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




Figure 8-11. 0.1-Hz to 10-Hz Voltage Noise

8.4.2 Broadband Noise

Broadband noise is a noise that appears at higher frequency compared to 1/f noise. The broadband noise is usually flat and uniform over frequency as shown in Figure 8-13. The broadband noise is measured by high-pass filtering the output of the REF70 and measuring the result on a spectrum analyzer as shown in Figure 8-12. The DC component of the REF70 is removed by using a high-pass filter and then amplified. When measuring broadband noise, it is not necessary to have high gain in order to achieve maximum bandwidth.




Figure 8-12. Broadband Noise Test Setup

For noise sensitive designs, a low-pass filter can be used to reduce broadband noise output noise levels by removing the high frequency components. When designing a low-pass filter special care must be taken to ensure the output impedance of the filter does not degrade ac performance. This can occur in RC low-pass filters where a large series resistance can impact the load transients due to output current fluctuations.




Figure 8-13. Noise Performance 10 Hz to 100 kHz

8.5 Temperature Drift

The REF70 is designed and tested for a minimal output voltage temperature drift, which is defined as the change in output voltage over temperature. Every unit shipped is tested at multiple temperatures to ensure that the product meets data sheet specifications. The temperature coefficient is calculated using the box method in which a box is formed by the min/max limits for the nominal output voltage over the operating temperature range. REF70 has a low maximum temperature coefficient of 2 ppm/°C from –40°C to +125°C. This method corresponds more accurately to the method of test and provides a closer estimate of actual error than the other methods. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. Due to temperature curvature correction to achieve low-temperature drift, the temperature drift is expected to be non-linear. See *SLYT183* for more information on the box method. The box method equation is shown in Equation 2:




Figure 8-14. Output Voltage Vs Free-Air Temperature

8.6 Power Dissipation

The REF70 voltage references are capable of source and sink up to 10 mA of load current across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be carefully monitored to ensure that the device does not exceeded its maximum power dissipation rating. The maximum power dissipation of the device can be calculated with Equation 3:

$$T_{J} = T_{A} + P_{D} \times R_{\theta J A} \tag{3}$$

where

- P_D is the device power dissipation
- T_J is the device junction temperature
- T_A is the ambient temperature
- $R_{\theta JA}$ is the package (junction-to-air) thermal resistance

Because of this relationship, acceptable load current in high temperature conditions may be less than the maximum current-sourcing capability of the device. In no case should the device be operated outside of its maximum power rating because doing so can result in premature failure or permanent damage to the device.

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

9 Detailed Description

9.1 Overview

The REF70 is family of ultra low-noise, precision bandgap voltage references that are specifically designed for excellent initial voltage accuracy and drift. The *Section 9.2* is a simplified block diagram of the REF70 showing basic band-gap topology.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 EN Pin

The EN pin of the REF70 has an internal 16 M Ω pull-up resistor (R_{EN}) to VIN. This allows the EN pin of the REF70 to be left floating. When the EN pin of the REF70 is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF70 can be placed in shutdown mode by pulling the EN pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 12 μ A in shutdown mode. The EN pin must not be pulled higher than VIN supply voltage. See the Section 7.6 for logic high and logic low voltage levels.

9.4 Device Functional Modes

9.4.1 Basic Connections

Figure 9-1 shows the typical connections for the REF70. TI recommends a supply bypass capacitor (C_{IN}) ranging from 0.1-μF to 10-μF. A 1-μF to 100-μF output capacitor (C_{L}) must be connected from OUTF to GND. The equivalent series resistance (ESR) value of C_{L} must be 1 m Ω to 400 m Ω to ensure output stability.





Figure 9-1. Basic Connections

9.4.2 Negative Reference Voltage

For applications requiring a negative and positive reference voltage, the REF70 and OPA211 can be used to provide a dual-supply reference from a 5-V supply. Figure 9-2 shows the REF70 used to provide a 2.5-V supply reference voltage and -2.5V negative reference voltage. The low noise performance of the REF70 complements



the low noise of the OPA211 to provide an accurate solution for split-supply applications. Take care to match the temperature coefficients of R1 and R2.



Copyright © 2020, Texas Instruments Incorporated

Figure 9-2. The REF70 and OPA211 Create Positive and Negative Reference Voltages

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

This device is a natural fit for many precision applications and it can be connected to system components in various ways and thus there are many situations that this data sheet can not characterize in detail. Basic applications include positive/negative voltage reference and data acquisition systems. The table below shows the typical applications of REF70 and its companion data converters.

APPLICATION	DATA CONVERTER
Precision Data Acquisition	ADS124S08, ADS8900B, ADS1278, ADS1262, DAC80501, DAC8562
Industrial Instrumentation	ADS127L01, ADS8699, ADS1256, ADS1251, DAC9881, DAC8811, DAC1220, DAC80508
Semiconductor Test	ADS8598H, ADS131M08, ADS8686S, ADS8881, DAC11001A, DAC91001A, DAC7744
Power Monitoring, PLC Analog I/O	ADS131E04, ADS131A02,
Field Transmitters	ADS1247, ADS1220

10.2 Typical Applications

10.2.1 Typical Application: Basic Voltage Reference Connection

The circuit shown in Figure 10-1 shows the basic configuration for the REF70 references. Connect bypass capacitors according to the guidelines in Section 10.2.1.2.1.




Figure 10-1. Basic Reference Connection



10.2.1.1 Design Requirements

A detailed design procedure is based on a design example. For this design example, use the parameters listed in Table 10-1 as the input parameters.

Table 10-1. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V _{IN}	5.5 V
Output voltage V _{OUT}	2.5 V
REF7025 input capacitor	10-μF
REF7025 output capacitor	10-μF

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Input and Output Capacitors

A 1 μ F to 10 μ F bypass capacitor should be connected to the input to improve transient response in applications where the supply voltage may fluctuate. Connect an additional 0.1 μ F capacitor in parallel to reduce high frequency supply noise.

A low ESR capacitor of 1 μ F to 100 μ F must be connected to the output to improve stability and help filter out high frequency noise. Best performance and stability is attained with low-ESR output capacitors with an ESR from 1 m Ω to 400 m Ω . For very low noise applications, special care must be taken with X7R and other MLCC capacitors due to their piezoelectric effect. Mechanical vibration can transduce to voltage via the piezoelectric effect which appears as noise in the μ V range, potentially dominating the noise of the REF70. More information on how the piezoelectric effect can be explored in systems can be found in Stress-induced outbursts: Microphonics in ceramic capacitors (Part 1) and Stress-induced outbursts: Microphonics in ceramic capacitors (Part 2). It is recommended that to use film capacitors for noise sensitive applications.

The transient startup response of the REF70 is shown in Figure 10-2. The startup response of the REF70 family is dependent on the output capacitor. While larger capacitors will decrease the output noise, they will increase the startup response.

Submit Document Feedback

10.2.1.2.1.1 Application Curve




Figure 10-2. REF7025 Startup (C = 10 μ F)

10.2.1.2.2 Force and Sense Connection

Current flowing through a PCB trace produces an IR voltage drop, and with longer traces, this drop can reach several millivolts or more, introducing a considerable error into the output voltage of the reference. A 3000-mil long, 15-mil wide trace of 1-ounce copper has a resistance of approximately $100~\text{m}\Omega$ at room temperature; at a load current of 10~mA, this can introduce a full millivolt of error. In an ideal board layout, the reference must be mounted as close as possible to the load to minimize the length of the output traces, and, therefore, the error introduced by voltage drop. However, in applications where this is not possible or convenient, force and sense connections (sometimes referred to as Kelvin sensing connections) are provided as a means of minimizing the IR drop and improving accuracy.

Kelvin connections work by providing a set of high impedance voltage-sensing lines to the output and ground nodes. Because very little current flows through these connections, the IR drop across their traces is negligible, and the output and ground. The REF70 has kelvin connection capabilities due to its output force (OUTF) and input sense (OUTS) connection as shown in Basic Reference Connection. The output force voltage will vary upwards from the internal V_{REF} voltage to ensure that at V_{OUT} , which is where the OUTF and OUTS connect at the point-of-load, the voltage will be precisely V_{REF} . The sense connection on the REF70 requires 4 mA due to its architecture.

It is always advantageous to use Kelvin connections whenever possible. However, in applications where the IR drop is negligible or an extra set of traces cannot be routed to the load, the force and sense pins for V_{OUT} can simply be tied together close to the pins, and the device can be used in the same fashion as a normal 3-terminal reference.

10.2.2 Typical Application: DAC Force and Sense Reference Drive Circuit

Certain DACs require external voltage references to operate properly. There are DACs that only require a positive voltage for operating in which the basic connection will work. For other DACs there can be a need a positive and negative reference voltage due to their bipolar output.

The circuit shown in Figure 10-3 shows a DAC force and sense reference drive circuit for the DACx1001 using the REF70. This circuit takes advantage of the DACx1001 RCM circuit to remove the need of additional external resistors to make a negative reference due to the integrated precision resistors. This circuit requires additional buffers due to undesired series resistance on the reference input of the DAC.




Figure 10-3. Basic Force and Sense Reference Drive Circuit Connections with DACx1001

10.2.2.1 Design Requirements

For this design example, use the reference op amp recommendation listed in Table 10-2 for the buffer circuit.

Table 10-2. Reference Op Amp Options

SELECTION PARAMETERS	OP AMPS
Low voltage and current noise	OPA211, OPA827, OPA828
Low offset and drift	OPA189

The REF70 turn-on time is dependent on the output capacitor. In certain applications that require a fast turn-on can require a smaller output capacitor as shown in Figure 10-4





Figure 10-4. REF70 Turn-on Time

For DAC designs that do not have the RCM feature, use Figure 10-5 as it in generates the negative reference circuit to create the VREFN. More details on this type of design can be found in *SBAA322*.



Copyright © 2020, Texas Instruments Incorporated

Figure 10-5. Basic Force and Sense Reference Drive Circuit Connections

10.3 Power Supply Recommendation

The REF70 family of references features a low-dropout voltage. These references can be operated with a supply of only 50 mV above the output voltage for 0-mA output current conditions. The dropout voltage will vary with the output current so refer to the dropout voltage to see typical dropout voltage requirements. TI recommends a supply bypass capacitor ranging between $0.1~\mu F$ to $10~\mu F$.

During start-up the REF70 can experience moments of high input current due to the output capacitors. The input current can momentarily rise to I_{SC}.




Figure 10-6. Dropout Voltage vs Temperature


10.4 Layout

10.4.1 Layout Guidelines

Figure 10-7 and Figure 10-8 illustrate an example of a PCB layout for a data acquisition system using the REF70. Some key considerations are:


- Connect low-ESR, 0.1-µF ceramic bypass capacitors at V_{IN} of the REF70.
- Connect low-ESR, 1-uF to 100-uF capacitor at OUTF of the REF70.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

10.4.2 Layout Example



Copyright © 2020, Texas Instruments Incorporated

Figure 10-7. Layout Example FKH Package



Copyright © 2023, Texas Instruments Incorporated

Figure 10-8. Layout Example DGK Package



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Voltage Reference Design Tips For Data Converters
- Texas Instruments, Voltage Reference Selection Basics

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



www.ti.com 6-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF7012QDGKR	ACTIVE	VSSOP	DGK	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2L1S	Samples
REF7012QFKHT	ACTIVE	LCCC	FKH	8	250	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-40 to 125	REF12FKH	Samples
REF7025QDGKR	ACTIVE	VSSOP	DGK	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2TAS	Samples
REF7025QFKHT	ACTIVE	LCCC	FKH	8	250	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-40 to 125	REF25FKH	Samples
REF7030QFKHT	ACTIVE	LCCC	FKH	8	250	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-40 to 125	REF30FKH	Samples
REF7033QFKHT	ACTIVE	LCCC	FKH	8	250	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-40 to 125	REF33FKH	Samples
REF7040QDGKR	ACTIVE	VSSOP	DGK	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2TDS	Samples
REF7040QFKHT	ACTIVE	LCCC	FKH	8	250	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-40 to 125	REF40FKH	Samples
REF7050QDGKR	ACTIVE	VSSOP	DGK	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2TES	Samples
REF7050QFKHT	ACTIVE	LCCC	FKH	8	250	RoHS-Exempt & Green	Call TI	N / A for Pkg Type	-40 to 125	REF50FKH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 6-Dec-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 16-Dec-2023

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF7012QDGKR	VSSOP	DGK	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF7012QFKHT	LCCC	FKH	8	250	180.0	12.4	5.35	5.35	1.57	8.0	12.0	Q2
REF7025QDGKR	VSSOP	DGK	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF7025QFKHT	LCCC	FKH	8	250	180.0	12.4	5.35	5.35	1.57	8.0	12.0	Q2
REF7030QFKHT	LCCC	FKH	8	250	180.0	12.4	5.35	5.35	1.57	8.0	12.0	Q2
REF7033QFKHT	LCCC	FKH	8	250	180.0	12.4	5.35	5.35	1.57	8.0	12.0	Q2
REF7040QDGKR	VSSOP	DGK	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF7040QFKHT	LCCC	FKH	8	250	180.0	12.4	5.35	5.35	1.57	8.0	12.0	Q2
REF7050QDGKR	VSSOP	DGK	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF7050QFKHT	LCCC	FKH	8	250	180.0	12.4	5.35	5.35	1.57	8.0	12.0	Q2



www.ti.com 16-Dec-2023




*All dimensions are nominal

iii diirioriolorio dio rioriiiidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF7012QDGKR	VSSOP	DGK	8	3000	356.0	356.0	35.0
REF7012QFKHT	LCCC	FKH	8	250	210.0	185.0	35.0
REF7025QDGKR	VSSOP	DGK	8	3000	356.0	356.0	35.0
REF7025QFKHT	LCCC	FKH	8	250	210.0	185.0	35.0
REF7030QFKHT	LCCC	FKH	8	250	210.0	185.0	35.0
REF7033QFKHT	LCCC	FKH	8	250	210.0	185.0	35.0
REF7040QDGKR	VSSOP	DGK	8	3000	356.0	356.0	35.0
REF7040QFKHT	LCCC	FKH	8	250	210.0	185.0	35.0
REF7050QDGKR	VSSOP	DGK	8	3000	356.0	356.0	35.0
REF7050QFKHT	LCCC	FKH	8	250	210.0	185.0	35.0



LEADLESS CERAMIC CHIP CARRIER




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
 This drawing is subject to change without notice.
- 3. Terminals are gold plated.



LEADLESS CERAMIC CHIP CARRIER




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



LEADLESS CERAMIC CHIP CARRIER



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated