

# **SM72480 SolarMagic 1.6V, WSON-6 Factory Preset Temperature Switch and Temperature Sensor**

**Check for Samples: [SM72480](http://www.ti.com/product/sm72480#samples)**

- **<sup>2</sup>• Renewable Energy Grade**
- 
- 
- **Push-pull and Open-Drain Temperature Switch**
- 
- 
- 
- 

- 
- **• Wireless Transceivers**
- 
- 
- 

- 
- 
- **• Accuracy, Trip Point Temperature 0°C to 150°C** range of commercial and industrial applications. **±2.2°C**
- **• Accuracy, VTEMP 0°C to 150°C ±2.3°C**
- **• VTEMP Output Drive ±100 μA**
- **• Operating Temperature −50°C to 150°C**
- **• Hysteresis Temperature 4.5°C to 5.5°C**

# **Connection Diagram**

# **<sup>1</sup>FEATURES DESCRIPTION**

The SM72480 is a low-voltage, precision, dual-output, low-power temperature switch and temperature **• Low 1.6V Operation** sensor. The temperature trip point (TTRIP) is set at the **• Latching Function: Device Can Latch the Over** factory to be 120°C. Built-in temperature hysteresis (T<sub>HYST</sub>) keeps the output stable in an environment of temperature instability.

**Outputs In normal operation the SM72480 temperature switch** • Very Linear Analog V<sub>TEMP</sub> Temperature Sensor outputs assert when the die temperature exceeds **Output** T<sub>TRIP</sub>. The temperature switch outputs will reset when the temperature falls below a temperature equal to **• <sup>V</sup>TEMP Output Short-circuit Protected** (TTRIP <sup>−</sup> <sup>T</sup>HYST). The OVERTEMP digital output, is **• 2.2 mm by 2.5 mm (typ) WSON-6 Package** active-high with a push-pull structure, while the **Excellent Power Supply Noise Rejection COVERTEMP** digital output, is active-low with an opendrain structure.

**APPLICATIONS** The analog output, V<sub>TEMP</sub>, delivers an analog output **• PV Power Optimizers** voltage with Negative Temperature Coefficient — NTC.

Driving the TRIP TEST input high: (1) causes the **• Battery Management** digital outputs to be asserted for in-situ verification **Property the CONSTERN Automotive**<br> **Prince and, (2) causes the threshold voltage to appear at the<br>
Disk Drives** and, (2) causes the threshold voltage to appear at the  $V<sub>TEMP</sub>$  output pin, which could be used to verify the temperature trip point.

**KEY SPECIFICATIONS** The SM72480's low minimum supply voltage makes it **•• Supply Voltage 1.6V to 5.5V ideal for 1.8 volt system designs. Its wide operating Supply Current 8 μA (typ)** *is a mage, low supply current*, and excellent accuracy **state** *supply current* and excellent accuracy *is a mage, brovide* a temperature switch solution for a wide



**Figure 1. WSON-6 - Top View See Package Number NGF0006A**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

**NSTRUMENTS** 

**FXAS** 

## **Typical Transfer Characteristic**





# **Block Diagram**



### **PIN DESCRIPTIONS**





# **[SM72480](http://www.ti.com/product/sm72480?qgpn=sm72480)**

#### **[www.ti.com](http://www.ti.com)** SNIS156C –NOVEMBER 2010–REVISED APRIL 2013

## **PIN DESCRIPTIONS (continued)**



# **Typical Application**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## **Absolute Maximum Ratings(1)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) When the input voltage (V<sub>I</sub>) at any pin exceeds power supplies (V<sub>I</sub> < GND or V<sub>I</sub> > V<sub>DD</sub>), the current at that pin should be limited to 5 mA.

(3) The Human Body Model (HBM) is a 100 pF capacitor charged to the specified voltage then discharged through a 1.5 kΩ resistor into each pin. The Machine Model (MM) is a 200 pF capacitor charged to the specified voltage then discharged directly into each pin. The Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through some triboelectric (frictional) or electrostatic induction processes and then abruptly touches a grounded object or surface.

# **Operating Ratings(1)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

The junction to ambient temperature resistance  $(\theta_{JA})$  is specified without a heat sink in still air.

(3) Changes in output due to self heating can be computed by multiplying the internal dissipation by the temperature resistance.

# **Accuracy Characteristics Trip Point Accuracy**



(1) Limits are ensured to AOQL (Average Outgoing Quality Level).

 $(2)$  Accuracy is defined as the error between the measured and reference output voltages, tabulated in the Conversion Table at the specified conditions of supply gain setting, voltage, and temperature (expressed in °C). Accuracy limits include line regulation within the specified conditions. Accuracy limits do not include load regulation; they assume no DC load.



## Accuracy Characteristics V<sub>TEMP</sub> Analog Temperature Sensor Output Accuracy

The limits do not include DC load regulation. The stated accuracy limits are with reference to the values in the SM72480 Conversion Table.



(1) Limits are ensured to AOQL (Average Outgoing Quality Level).

(2) Accuracy is defined as the error between the measured and reference output voltages, tabulated in the Conversion Table at the specified conditions of supply gain setting, voltage, and temperature (expressed in °C). Accuracy limits include line regulation within the specified conditions. Accuracy limits do not include load regulation; they assume no DC load.

# <span id="page-4-0"></span>**Electrical Characteristics**

Unless otherwise noted, these specifications apply for  $+V_{DD} = +1.6V$  to  $+5.5V$ . Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}C$ .



(1) Typicals are at  $T_J = T_A = 25^{\circ}$ C and represent most likely parametric norm.

(2) Limits are ensured to AOQL (Average Outgoing Quality Level).



# **Electrical Characteristics (continued)**

Unless otherwise noted, these specifications apply for  $+V_{DD} = +1.6V$  to  $+5.5V$ . Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25$ °C.



(3) The 1 µA limit is based on a testing limitation and does not reflect the actual performance of the part. Expect to see a doubling of the current for every 15°C increase in temperature. For example, the 1 nA typical current at 25°C would increase to 16 nA at 85°C.

(4) Source currents are flowing out of the SM72480. Sink currents are flowing into the SM72480.

(5) Line regulation (DC) is calculated by subtracting the output voltage at the highest supply voltage from the output voltage at the lowest supply voltage. The typical DC line regulation specification does not include the output voltage shift discussed in [VOLTAGE](#page-15-0) SHIFT.



# Definitions of  $t_{EN}$  and  $t_V$



The curves shown represent typical performance under worst-case conditions. Performance improves with larger overhead ( $V_{DD}$  –  $V_{TEMP}$ ), larger  $V_{DD}$ , and lower temperatures.

The curves shown represent typical performance under worst-case conditions. Performance improves with larger  $V<sub>TEMP</sub>$ , larger  $V<sub>DD</sub>$  and lower temperatures.





<span id="page-7-0"></span>







## **SM72480 VTEMP VS DIE TEMPERATURE CONVERSION TABLE**

The SM72480 has a factory-set gain, which is dependent on the Temperature Trip Point. The V<sub>TEMP</sub> temperature sensor voltage, in millivolts, at each discrete die temperature over the complete operating range is shown in the conversion table below.





(1) The V<sub>TEMP</sub> temperature sensor output voltage, in mV, vs Die Temperature, in °C for the gain corresponding to the temperature trip point.  $V_{DD} = 5.0V$ .

Texas<br>Instruments

# **Table 1. VTEMP Temperature Sensor Output Voltage vs Die Temperature Conversion Table[\(1\)](#page-12-0) (continued)**



# **Table 1. VTEMP Temperature Sensor Output Voltage vs Die Temperature Conversion Table[\(1\)](#page-12-0) (continued)**



Texas<br>Instruments

# **Table 1. VTEMP Temperature Sensor Output Voltage vs Die Temperature Conversion Table[\(1\)](#page-12-0) (continued)**







# <span id="page-12-0"></span>**VTEMP vs DIE TEMPERATURE APPROXIMATIONS**

The SM72480's  $V_{\text{TEMP}}$  analog temperature output is very linear. The Conversion Table above and the equation in The [Second-Order](#page-12-1) Equation (Parabolic) represent the most accurate typical performance of the  $V_{\text{TFMP}}$  voltage output vs Temperature.

#### <span id="page-12-1"></span>**The Second-Order Equation (Parabolic)**

The data from the Conversion Table, or the equation below, when plotted, has an umbrella-shaped parabolic curve.  $V_{\text{TEMP}}$  is in mV.

 $V_{(TEMP=120 \text{ or } 125)} = 1814.6 - 10.270 \times (T_{DIE} - 30 \text{°C}) - 2.12e-3 \times (T_{DIE} - 30 \text{°C})^2$  $V_{(TEMP=105)} = 1361.4 - 7.701 \times (T_{DIE} - 30 \text{C}) - 1.60e-3 \times (T_{DIE} - 30 \text{C})^2$ (1)

#### **The First-Order Approximation (Linear)**

For a quicker approximation, although less accurate than the second-order, over the full operating temperature range the linear formula below can be used. Using this formula, with the constant and slope in the following set of equations, the best-fit  $V_{\text{TEMP}}$  vs Die Temperature performance can be calculated with an approximation error less than 18 mV.  $V_{\text{TEMP}}$  is in mV.

 $V_{(TEMP=120 \text{ or } 125)} = 2119 - 10.36 \times T_{DIE}$  $V_{(TEMP=105)} = 1590 - 7.77 \times T_{DIE}$ 



# **First-Order Approximation (Linear) over Small Temperature Range**

For a linear approximation, a line can easily be calculated over the desired temperature range from the Conversion Table using the two-point equation:

$$
V - V_1 = \left(\frac{V_2 - V_1}{T_2 - T_1}\right) \times (T - T_1)
$$
\n(3)

Where V is in mV, T is in °C, T<sub>1</sub> and V<sub>1</sub> are the coordinates of the lowest temperature, T<sub>2</sub> and V<sub>2</sub> are the coordinates of the highest temperature.

$$
V - 2396 \text{ mV} = (-12.8 \text{ mV/C}) \times (T - 20 \text{ C})
$$
\n
$$
V = (-12.8 \text{ mV/C}) \times (T - 20 \text{ C}) + 2396 \text{ mV}
$$
\n(4)

Using this method of linear approximation, the transfer function can be approximated for one or more temperature ranges of interest.

# **OVERTEMP and OVERTEMP Digital Outputs**

The OVERTEMP Active High, Push-Pull Output and the OVERTEMP Active Low, Open-Drain Output both assert at the same time whenever the Die Temperature reaches the factory preset Temperature Trip Point. They also assert simultaneously whenever the TRIP TEST pin is set high. Both outputs de-assert when the die temperature goes below the Temperature Trip Point - Hysteresis. These two types of digital outputs enable the user the flexibility to choose the type of output that is most suitable for his design.

Either the OVERTEMP or the OVERTEMP Digital Output pins can be left open if not used.

### <span id="page-13-0"></span>**OVERTEMP OPEN-DRAIN DIGITAL OUTPUT**

The OVERTEMP Active Low, Open-Drain Digital Output, if used, requires a pull-up resistor between this pin and  $V_{DD}$ . The following section shows how to determine the pull-up resistor value.

### **Figure 9. Determining the Pull-up Resistor Value**



The Pull-up resistor value is calculated at the condition of maximum total current,  $i<sub>T</sub>$ , through the resistor. The total current is:

 $i_T = i_L + i_{sink}$ 

where

- $i_T$  is the maximum total current through the Pull-up Resistor at  $V_{OL}$ .
- $\bullet$  i<sub>L</sub> is the load current, which is very low for typical digital inputs.
- $V_{OUT}$  is the Voltage at the  $\overline{OVERTEMP}$  pin. Use  $V_{OL}$  for calculating the Pull-up resistor.
- $V_{DD(Max)}$  is the maximum power supply voltage to be used in the customer's system.  $(6)$

The pull-up resistor maximum value can be found by using the following formula:

$$
R_{\text{pull-up}} = \frac{V_{\text{DD (Max)}} - V_{\text{OL}}}{i_{\text{T}}}
$$

# **EXAMPLE CALCULATION**

Suppose we have, for our example, a  $V_{DD}$  of 3.3 V  $\pm$  0.3V, a CMOS digital input as a load, a  $V_{OL}$  of 0.2 V.

(7)

(5)



- **[www.ti.com](http://www.ti.com)** SNIS156C –NOVEMBER 2010–REVISED APRIL 2013
- 1. We see that for V<sub>OL</sub> of 0.2 V the electrical specification for OVERTEMP shows a maximim i<sub>sink</sub> of 385 µA.
- 2. Let i<sub>L</sub>= 1 µA, then i<sub>T</sub> is about 386 µA max. If we select 35 µA as the current limit then i<sub>T</sub> for the calculation becomes 35 µA
- 3. We notice that  $V_{DD(Max)}$  is 3.3V + 0.3V = 3.6V and then calculate the pull-up resistor as  $R_{Pull-UD}$  = (3.6  $0.2$  $/35$   $\mu$ A = 97k
- 4. Based on this calculated value, we select the closest resistor value in the tolerance family we are using.

In our example, if we are using 5% resistor values, then the next closest value is 100 kΩ.

#### **NOISE IMMUNITY**

The SM72480 is virtually immune from false triggers on the OVERTEMP and OVERTEMP digital outputs due to noise on the power supply. Test have been conducted showing that, with the die temperature within 0.5°C of the temperature trip point, and the severe test of a 3 Vpp square wave "noise" signal injected on the  $V_{DD}$  line, over the  $V_{DD}$  range of 2V to 5V, there were no false triggers.

## **TRIP TEST Digital Input**

The TRIP TEST pin simply provides a means to test the OVERTEMP and OVERTEMP digital outputs electronically by causing them to assert, at any operating temperature, as a result of forcing the TRIP TEST pin high.

When the TRIP TEST pin is pulled high the  $V_{TEMP}$  pin will be at the  $V_{TRIP}$  voltage.

If not used, the TRIP TEST pin may either be left open or grounded.

## **VTEMP Analog Temperature Sensor Output**

The  $V_{TEMP}$  push-pull output provides the ability to sink and source significant current. This is beneficial when, for example, driving dynamic loads like an input stage on an analog-to-digital converter (ADC). In these applications the source current is required to quickly charge the input capacitor of the ADC. See the [Applications](#page-16-0) Circuits section for more discussion of this topic. The SM72480 is ideal for this and other applications which require strong source or sink current.

#### **NOISE CONSIDERATIONS**

The SM72480's supply-noise rejection (the ratio of the AC signal on  $V_{TEMP}$  to the AC signal on  $V_{DD}$ ) was measured during bench tests. It's typical attenuation is shown in the Typical Performance [Characteristics](#page-7-0) section. A load capacitor on the output can help to filter noise.

For operation in very noisy environments, some bypass capacitance should be present on the supply within approximately 2 inches of the SM72480.

## <span id="page-14-0"></span>**CAPACITIVE LOADS**

The  $V_{\text{TEMP}}$  Output handles capacitive loading well. In an extremely noisy environment, or when driving a switched sampling input on an ADC, it may be necessary to add some filtering to minimize noise coupling. Without any precautions, the V<sub>TEMP</sub> can drive a capacitive load less than or equal to 1100 pF as shown in [Figure](#page-14-1) 10. For capacitive loads greater than 1100 pF, a series resistor is required on the output, as shown in [Figure](#page-15-1) 11, to maintain stable conditions.



<span id="page-14-1"></span>**Figure 10. SM72480 No Decoupling Required for Capacitive Loads Less than 1100 pF.**





<span id="page-15-1"></span>

### <span id="page-15-0"></span>**VOLTAGE SHIFT**

The SM72480 is very linear over temperature and supply voltage range. Due to the intrinsic behavior of an NMOS/PMOS rail-to-rail buffer, a slight shift in the output can occur when the supply voltage is ramped over the operating range of the device. The location of the shift is determined by the relative levels of  $V_{DD}$  and  $V_{TEMP}$ . The shift typically occurs when  $V_{DD} - V_{TEMP} = 1.0V$ .

This slight shift (a few millivolts) takes place over a wide change (approximately 200 mV) in V<sub>DD</sub> or V<sub>TEMP</sub>. Since the shift takes place over a wide temperature change of 5°C to 20°C,  $V_{\text{TEMP}}$  is always monotonic. The accuracy specifications in the Electrical [Characteristics](#page-4-0) table already includes this possible shift.

### **Mounting and Temperature Conductivity**

The SM72480 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface.

The best thermal conductivity between the device and the PCB is achieved by soldering the DAP of the package to the thermal pad on the PCB. The temperatures of the lands and traces to the other leads of the SM72480 will also affect the temperature reading.

Alternatively, the SM72480 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the SM72480 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. If moisture creates a short circuit from the  $V_{\text{TEMP}}$  output to ground or  $V_{DD}$ , the V<sub>TEMP</sub> output from the SM72480 will not be correct. Printed-circuit coatings are often used to ensure that moisture cannot corrode the leads or circuit traces.

The thermal resistance junction-to-ambient  $(\theta_{JA})$  is the parameter used to calculate the rise of a device junction temperature due to its power dissipation. The equation used to calculate the rise in the SM72480's die temperature is

$$
T_J = T_A + \theta_{JA} \left[ (V_{DD} I_Q) + (V_{DD} - V_{TEMP}) I_L \right]
$$

(8)

where T<sub>A</sub> is the ambient temperature, I<sub>Q</sub> is the quiescent current, I<sub>L</sub> is the load current on the output, and V<sub>O</sub> is the output voltage. For example, in an application where  $T_A = 30 °C$ ,  $V_{DD} = 5 V$ ,  $I_{DD} = 9 \mu A$ , Gain 4,  $V_{TEMP} = 2231$ mV, and  $I_L = 2 \mu A$ , the junction temperature would be 30.021 °C, showing a self-heating error of only 0.021°C. Since the SM72480's junction temperature is the actual temperature being measured, care should be taken to minimize the load current that the  $V_{TEMP}$  output is required to drive. If The OVERTEMP output is used with a 100 k pull-up resistor, and this output is asserted (low), then for this example the additional contribution is [(152°  $C/W$ )x(5V)<sup>2</sup>/100k] = 0.038°C for a total self-heating error of 0.059°C. [Table](#page-16-1) 2 shows the thermal resistance of the SM72480.



**Table 2. SM72480 Thermal Resistance**

<span id="page-16-1"></span>

<b>Device Number</b>	Package <b>Number</b>	Thermal Resistance $(\theta_{JA})$
SM72480SD	SDB06A	152° C/W

## <span id="page-16-0"></span>**Applications Circuits**







**Figure 13. Temperature Switch Using Open-Drain Output**







Most CMOS ADCs found in microcontrollers and ASICs have a sampled data comparator input structure. When the ADC charges the sampling cap, it requires instantaneous charge from the output of the analog source such as the SM72480 temperature sensor and many op amps. This requirement is easily accommodated by the addition of a capacitor ( $C_{FILTER}$ ). The size of  $C_{FILTER}$  depends on the size of the sampling capacitor and the sampling frequency. Since not all ADCs have identical input stages, the charge requirements will vary. This general ADC application is shown as an example only.







**Figure 16. TRIP TEST Digital Output Test Circuit**





**Figure 17. Latch Circuit using OVERTEMP Output**

<span id="page-18-0"></span>The TRIP TEST pin, normally used to check the operation of the OVERTEMP and OVERTEMP pins, may be used to latch the outputs whenever the temperature exceeds the programmed limit and causes the digital outputs to assert. As shown in the figure, when OVERTEMP goes high the TRIP TEST input is also pulled high and causes OVERTEMP output to latch high and the OVERTEMP output to latch low. The latch can be released by either momentarily pulling the TRIP TEST pin low (GND), or by toggling the power supply to the device. The resistor limits the current out of the OVERTEMP output pin.







# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Dec-2020

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 9-Aug-2022

# **PACKAGE MATERIALS INFORMATION**





# **MECHANICAL DATA**

# NGF0006A





# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated