
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information

The 'AHC05 devices contain six independent inverters. These devices perform the Boolean function  $Y = \overline{A}$ .

The open-drain outputs require pullup resistors to perform correctly. They can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. SN54AHC05 . . . J OR W PACKAGE SN74AHC05 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)

#### SN54AHC05 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC05N	SN74AHC05N
–40°C to 85°C	SOIC – D	Tube	SN74AHC05D	AHC05
	3010 - 0	Tape and reel	SN74AHC05DR	A1003
	SSOP – DB	Tape and reel	SN74AHC05DBR	HA05
	TSSOP – PW	Tube	SN74AHC05PW	HA05
	1330F - FW	Tape and reel	SN74AHC05PWR	TIA03
	TVSOP – DGV	Tape and reel	SN74AHC05DGVR	HA05
	CDIP – J	Tube	SNJ54AHC05J	SNJ54AHC05J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC05W	SNJ54AHC05W
	LCCC – FK	Tube	SNJ54AHC05FK	SNJ54AHC05FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### SN54AHC05, SN74AHC05 **HEX INVERTERS** WITH OPEN-DRAIN OUTPUTS

SCLS357H - MAY 1997 - REVISED JULY 2003



logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Note 1) Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub> Continuous output current, $I_O$ (V <sub>O</sub> = 0 to V <sub>C</sub> ) Continuous current through V <sub>CC</sub> or GND	, -0.5 V C) ): D package DB package DGV package N package	$\begin{array}{c} -0.5 \ V \ to \ 7 \ V \\ to \ V_{CC} + 0.5 \ V \\ \dots \ -20 \ mA \\ \dots \ \pm 20 \ mA \\ \dots \ \pm 25 \ mA \\ \dots \ \pm 50 \ mA \\ \dots \ \ \pm 50 \ mA \\ \dots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
	N package	
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS357H - MAY 1997 - REVISED JULY 2003

#### recommended operating conditions (see Note 3)

			SN54A	HC05	SN74A	HC05	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		$V_{CC} = 5.5 V$	4	1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$	Ro	50		50	μA
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V	Y	4		4	~^^
		$V_{CC}$ = 5 V ± 0.5 V		8		8	mA
A+/A\/	Input transition rise or fall rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	<b>n</b> n//
Δt/Δv	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V
Т <sub>А</sub>	Operating free-air temperature	-	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T <sub>A</sub> = 25	°C	SN54AHC05	SN74AHC05	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN TYP	P MAX	MIN MAX	MIN MAX	UNIT
		2 V		0.1	0.1	0.1	
	I <sub>OL</sub> = 50 μA	3 V		0.1	0.1	0.1	
VOL		4.5 V		0.1	0.1	0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V		0.36	0.5	0.44	
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	<u>(</u> ) 0.5	0.44	
lı	$V_I = 5.5 V \text{ or GND}$	0 V to 5.5 V		±0.1	2 ±1*	±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V		2	<b>2</b> 0	20	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V	2.5	5 10		10	pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ .

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	LOAD $T_A = 25^{\circ}C$		SN54AHC05		SN74A	HC05	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX			
<sup>t</sup> PLZ	•	v	C <sub>I</sub> = 15 pF		2.9**	7.1**	1**	8.5**	1	8.5	20		
<sup>t</sup> PZL	A	Ť	I				4**	7.1**	1**	8.5**	1	8.5	ns
<sup>t</sup> PLZ	•	v	$C_{1} = 50 \text{ pF}$		4.7	10.6	870	12	1	12			
<sup>t</sup> PZL	A	ř	C <sub>L</sub> = 50 pF		5.8	10.6	191	12	1	12	ns		

\*\* On products compliant to MIL-PRF-38535, this parameter is not production tested.



#### SN54AHC05, SN74AHC05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS

SCLS357H - MAY 1997 - REVISED JULY 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	LOAD T <sub>A</sub> = 25°C		SN54AHC05		SN74A	UNIT		
FARAIWIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLZ	٨	v	C <sub>I</sub> = 15 pF		2.2*	5.5*	1*	6.5*	1	6.5	200
<sup>t</sup> PZL	A	T			2.9*	5.5*	1*)	6.5*	1	6.5	ns
<sup>t</sup> PLZ	٨	V	$C_{\rm L} = 50  \rm pF$		3.4	7.5	৾৾৽ঀ৾৾৻৾	8.5	1	8.5	-
<sup>t</sup> PZL	A	T	C <sub>L</sub> = 50 pF		4.2	7.5	<b>Q</b> 1	8.5	1	8.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.


#### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	3	pF



#### SN54AHC05, SN74AHC05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS

SCLS357H - MAY 1997 - REVISED JULY 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN74AHC05D	OBSOLETE	SOIC	D	14		TBD	(6) Call TI	Call TI	-40 to 85	AHC05	
SN74AHC05DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA05	
	ACTIVE	330F	DB	14	2000	Kulis & Gleen	NIFDAO		-40 10 85	11405	Samples
SN74AHC05DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC05	Samples
SN74AHC05N	ACTIVE	PDIP	Ν	14	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC05N	Samples
SN74AHC05PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	HA05	
SN74AHC05PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA05	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

### PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas


STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC05DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC05DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC05PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

16-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC05DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74AHC05DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74AHC05PWR	TSSOP	PW	14	2000	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

#### TUBE



#### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHC05N	N	PDIP	14	25	506	13.97	11230	4.32

# **D0014A**



### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



## D0014A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0014A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **DB0014A**



### **PACKAGE OUTLINE**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



### DB0014A

# **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DB0014A

# **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **PW0014A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0014A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0014A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated