

# SN74AHC125Q Automotive Quadruple Bus Buffer Gate with 3-State Outputs

## 1 Features

- Q devices meet automotive performance • requirements
- Customer-specific configuration control can be supported along with major-change approval
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) process
- Operating range 2V to 5.5V  $V_{CC}$
- Latch-up performance exceeds 250mA per JESD ٠ 17

## **2** Description

The SN74AHC125Q is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>
SN74AHC125Q	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.9mm
SN74AHC125Q	PW (TSSOP, 14)	5mm × 6.4mm	5mm × 4.4mm

- For more information, see Section 10. (1)
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does (3) not include pins.



Logic Diagram (Positive Logic)






## **Table of Contents**

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 Recommended Operating Conditions	4
4.3 Thermal Information	4
4.4 Electrical Characteristics	5
4.5 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	5
4.6 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	5
4.7 Noise Characteristics	6
4.8 Operating Characteristics	6
5 Parameter Measurement Information	
6 Detailed Description	8
6.1 Overview	

6.2 Functional Block Diagram	8
6.3 Device Functional Modes	
7 Application and Implementation	
7.1 Power Supply Recommendations	
7.2 Layout.	
8 Device and Documentation Support	
8.1 Documentation Support (Analog)	10
8.2 Support Resources	
8.3 Trademarks	
8.4 Receiving Notification of Documentation Updates	10
8.5 Electrostatic Discharge Caution	10
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 10



## **3 Pin Configuration and Functions**



## Figure 3-1. D or PW Package, 14-Pin SOIC or TSSOP (Top View)

#### **Table 3-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		DESCRIPTION
1 OE	1	I	Output enable
1A	2	I	Input
1Y	3	0	Output
2 <u>OE</u>	4	I	Output enable
2A	5	I	Input
2Y	6	0	Output
3 OE	8	I	Output enable
3A	9	I	Input
3Y	10	I	Output
4 OE	13	I	Output enable
4A	12	I	Input
4Y	11	0	Output
GND	7	_	Ground
V <sub>CC</sub>	14	I	Supply voltage

(1) I = input, O = output

## **4** Specifications

## 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V
V <sub>O</sub> <sup>(2)</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>1</sub> < 0)		-20	mA
I <sub>ОК</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
lo	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through	V <sub>CC</sub> or GND		±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 2 V		0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
	Input voltage Output voltage	V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50	μA
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA
		$V_{CC}$ = 5 V ± 0.5 V		-8	ШA
		V <sub>CC</sub> = 2 V		50	μA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA
A+/Av	input transition rise or fall rate $\frac{V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}}{V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}}$			100	ns/V
Δt/Δv				20	115/ V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 4.3 Thermal Information

		SN74AI	HC125Q	
THERMAL METRIC		D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	86	113	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



## 4.4 Electrical Characteristics

PARAMETER	TEST CONDITIONS	NDITIONS	V	TA	= 25°C		MIN	MAX	UNIT
PARAWETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP	MAX	IVIIIN		UNIT
			2 V	1.9	2		1.9		
	I <sub>OH</sub> = −50 μA		3 V	2.9	3		2.9		
V <sub>OH</sub>			4.5 V	4.4	4.5		4.4		V
	I <sub>OH</sub> = -4 mA		3 V	2.58			2.48		
	I <sub>OH</sub> = −8 mA	4.5 V	3.94			3.8			
	I <sub>OL</sub> = 50 μA		2 V			0.1		0.1	
			3 V			0.1		0.1	
V <sub>OL</sub>			4.5 V	·		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	I <sub>OL</sub> = 4 mA				0.36		0.5	
	I <sub>OL</sub> = 8 mA		4.5 V			0.36		0.5	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND		0 V to 5.5 V			±0.1		±1	μA
I <sub>OZ</sub>	$V_0 = V_{CC}$ or GND		5.5 V			±0.25		±2.5	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	5.5 V			4		40	μA
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND		5 V		4	10			pF

over recommended operating free-air temperature range (unless otherwise noted)

## 4.5 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER		TO (OUTPUT)	LOAD	T <sub>A</sub> = 25°C		MIN	MIN MAX	
PARAMETER	FROM (INPUT)	10 (001901)	CAPACITANCE	MIN TYP	MAX	IVIIIN	IVIAA	UNIT
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	5.6	8	1	9.5	ns
t <sub>PHL</sub>		T		5.6	8	1	9.5	115
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF	5.4	8	1	9.5	ns
t <sub>PZL</sub>		I	0L - 15 pr	5.4	8	1	9.5	115
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF	7	9.7	1	11.5	ns
t <sub>PLZ</sub>		I	0L - 15 pr	7	9.7	1	11.5	115
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	8.1	11.5	1	13	ns
t <sub>PHL</sub>		T	CL - 50 pr	8.1	11.5	1	13	115
t <sub>PZH</sub>	OE	Y	$C_{1} = 50 \text{ pc}$	7.9	11.5	1	13	ns
t <sub>PZL</sub>		r C	C <sub>L</sub> = 50 pF	7.9	11.5	1	13	115
t <sub>PHZ</sub>	OE	Y	C = 50  pE	9.5	13.2	1	15	20
t <sub>PLZ</sub>		Ť	C <sub>L</sub> = 50 pF	9.5	13.2	1	15	ns

## 4.6 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	RAMETER FROM (INPUT) TO (OUTPUT) LOAD	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT		
PARAMETER		10 (001201)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
t <sub>PLH</sub>	٨	Y	C <sub>L</sub> = 15 pF		3.8	5.5	1	6.5	20
t <sub>PHL</sub>	A				3.8	5.5	1	6.5	ns
t <sub>PZH</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF		3.6	5.1	1	6	20
t <sub>PZL</sub>	UE				3.6	5.1	1	6	ns

#### SN74AHC125Q SGDS015A – FEBRUARY 2002 – REVISED DECEMBER 2024



over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	LOAD T <sub>A</sub> = 25°C		MIN MAX	ΜΛΥ	UNIT	
FARAMETER		10 (001101)	CAPACITANCE	MIN	TYP	MAX	WIIIN	MIAA	UNIT
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF		4.6	6.8	1	8	ns
t <sub>PLZ</sub>	UE	I	CL = 15 pr		4.6	6.8	1	8	115
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF		5.3	7.5	1	8.5	ns
t <sub>PHL</sub>	~	I	0L - 30 pi		5.3	7.5	1	8.5	115
t <sub>PZH</sub>	ŌĒ	Y	C <sub>1</sub> = 50 pF		5.1	7.1	1	8	20
t <sub>PZL</sub>	OE	I	CL - 50 pr		5.1	7.1	1	8	ns
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>L</sub> = 50 pF		6.1	8.8	1	10	ns
t <sub>PLZ</sub>	UL	I	CL - 50 pr		6.1	8.8	1	10	115

### 4.7 Noise Characteristics

 $V_{CC}$  = 5 V,  $C_L$  = 50 pF,  $T_A$  = 25°C <sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4.4		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		1.5	V

(1) Characteristics are for surface-mount packages only.


## **4.8 Operating Characteristics**

### $V_{CC}$ = 5 V, $T_{A}$ = 25°C

	PARAMETER			TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



## **5** Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 5-1. Load Circuit an	d Voltage Waveforms
-----------------------------	---------------------

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>



## 6 Detailed Description

#### 6.1 Overview

Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high. When  $\overline{OE}$  is low, the respective gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 6.2 Functional Block Diagram




Figure 6-2. Logic Diagram (Positive Logic)

### 6.3 Device Functional Modes

(Each Buffer)										
ŌĒ	Α	OUIPULT								
L	Н	Н								
L	L	L								
Н	Х	Z								

Table 6-1 Function Table



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

#### 7.2 Layout

#### 7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74AHC125Q



### 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AHC125Q	Click here	Click here	Click here	Click here	Click here

#### Table 8-1. Related Links

#### 8.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision \* (February 2002) to Revision A (December 2024)

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Page



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC125QPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125Q	Samples
SN74AHC125QPWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

17-Dec-2024




Texas

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC125QPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC125QPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC125QPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Dec-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC125QPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AHC125QPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC125QPWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0

# **PW0014A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0014A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0014A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated