







SN74LVC11A

SCLS993A - FEBRUARY 2024 - REVISED MAY 2024

SN74LVC11A Triple 3-Input AND Gates

1 Features

- · Operating range from 1.1V to 3.6V
- · 5.5V tolerant input pins
- · Supports standard pinouts
- Latch-up performance exceeds 250mA per JESD 17
- ESD protection exceeds JESD 22
 - 2000V Human-Body Model (A114-A)
 - 1000V Charged-Device Model (C101)

2 Applications

- · Combining power good signals
- Enable digital signals


3 Description

This device contains three independent 3-input AND gates. Each gate performs the Boolean function $Y = A \times B \times C$ in positive logic.

Package Information

•						
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE(3)			
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.9mm			
SN74LVC11A	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm			
	PW (TSSOP,14)	5mm × 6.4mm	5mm × 4.4mm			

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Functional Pinout




Table of Contents

1 Features	7.3 Feature Description1
2 Applications	
3 Description	
4 Pin Configuration and Functions	8.1 Application Information 1
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	9.1 Documentation Support1
5.5 Electrical Characteristics	
5.6 Switching Characteristics	9.3 Support Resources1
5.7 Noise Characteristics	9.4 Trademarks1
5.8 Typical Characteristics	9.5 Electrostatic Discharge Caution1
6 Parameter Measurement Information	
7 Detailed Description1	
7.1 Overview1	
7.2 Functional Block Diagram1	



4 Pin Configuration and Functions








Figure 4-2. SN74LVC11A D or PW (Preview) Packages, 14-Pin SOIC or TSSOP (Top View)

Table 4-1. Pin Functions

Р	'IN	TYPE ⁽¹⁾	DECODINE
NAME	NAME NO.		DESCRIPTION
1A	1	Input	Channel 1, Input A
1B	2	Input	Channel 1, Input B
2A	3	Input	Channel 2, Input A
2B	4	Input	Channel 2, Input B
2C	5	Input	Channel 2, Input C
2Y	6	Output	Channel 2, Output Y
GND	7	_	Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3B	10	Input	Channel 3, Input B
3C	11	Input	Channel 3, Input C
1Y	12	Output	Channel 1, Output Y
1C	13	Input	Channel 1, Input C
V _{CC}	14	_	Positive Supply
Thermal Pa	d ⁽²⁾	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

- (1) I = input, O = output, I/O = input or output, G = ground, P = power.
- (2) BQApackage only.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	<u> </u>	•	·	MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V	
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V	I < 0 V		-50	mA
I _{OK}	Output clamp current	V	O < 0 V		-50	mA
Io	Continuous output current	·			±50	mA
Io	Continuous output current through V _{CC} or GND			±100	mA	
TJ	Junction temperature		-65	150	°C	
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.1	3.6	V
VI	Input voltage			5.5	V
Vo	Output voltage	(High or low state)		V _{CC}	V
		V _{CC} = 1.8 V		-4	
	High-level output current	V _{CC} = 2.3 V		-8	mA
I _{OH}	nigii-level output current	V _{CC} = 2.7 V		-12	IIIA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.8 V		4	
	Low-level output current	V _{CC} = 2.3 V		8	mA
I _{OL}		V _{CC} = 2.7 V		12	IIIA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	125	°C
V _{IH}	High-level input voltage	V _{CC} = 1.1 V	0.75		V
V _{IH}	High-level input voltage	V _{CC} = 1.2 V	0.78		V
V _{IH}	High-level input voltage	V _{CC} = 1.5 V	0.975		V
V _{IH}	High-level input voltage	V _{CC} = 1.65 V	1.075		V
V _{IH}	High-level input voltage	V _{CC} = 1.95 V	1.2675		V

Submit Document Feedback Product Folder Links: SN74LVC11A

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

www.ti.com

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN M	AX UNIT
V _{IH}	High-level input voltage	V _{CC} = 2.3 V	1.7	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V	1.7	V
V _{IH}	High-level input voltage	V _{CC} = 3.6 V	2	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.1 V	0	.40 V
V _{IL}	Low-Level input voltage	V _{CC} = 1.2 V	0	.42 V
V _{IL}	Low-Level input voltage	V _{CC} = 1.5 V	9.0	525 V
V _{IL}	Low-Level input voltage	V _{CC} = 1.65 V	0.57	75 V
V _{IL}	Low-Level input voltage	V _{CC} = 1.95 V	0.68	325 V
V _{IL}	Low-Level input voltage	V _{CC} = 2.3 V		0.7 V
V _{IL}	Low-Level input voltage	V _{CC} = 2.7 V		0.7 V
V _{IL}	Low-Level input voltage	V _{CC} = 3.6 V		0.8 V

5.4 Thermal Information

		Package Options			
THERMAL METRIC(1)		PW (TSSOP)	D (SOIC)	BQA (WQFN)	UNIT
		14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	150.8	127.8	102.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.3	81.9	96.8	°C/W
R _{0JB}	Junction-to-board thermal resistance	93.8	84.4	70.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	24.7	39.6	16.6	°C/W
Y_{JB}	Junction-to-board characterization parameter	93.2	83.9	70.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	50.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V _{cc}	-40°C to	-40°C to 125°C		
PARAMETER			MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	1.1 V to 3.6 V	V _{CC} - 0.2			V
V _{OH}	I _{OH} = –4 mA	1.65 V	1.2			V
V _{OH}	I _{OH} = –8 mA	2.3 V	1.75			V
V _{OH}	42 4	2.7 V	2.2			
V _{OH}	I _{OH} = −12 mA	3 V	2.4			V
V _{OH}	I _{OH} = –24 mA	3 V	2.2			V
V _{OL}	I _{OH} = 100 μA	1.1 V to 3.6 V			0.15	V
V _{OL}	I _{OH} = 4 mA	1.65 V			0.45	V
V _{OL}	I _{OH} = 8 mA	2.3 V			0.7	V
V _{OL}	I _{OH} = 12 mA	2.7 V			0.4	V
V _{OL}	I _{OH} = 24 mA	3 V			0.55	V
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA
I _{off}	V _I or V _O = V _{CC}	0 V			±10	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μA
ΔI _{CC}	One input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND	2.7 V to 3.6 V			500	μΑ

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	-40°C to 125°C	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP MA	
C _I	V _I = V _{CC} or GND	3.3 V	4.9	pF
Co	V _O = V _{CC} or GND	3.3 V	6.3	pF
C _{PD}	f = 10 MHz	1.8 V	31	pF
C _{PD}	f = 10 MHz	2.5 V	31	pF
C _{PD}	f = 10 MHz	3.3 V	32	pF

5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM	TO (OUTDUT)	LOAD CARACITANCE	.,	-40°C to 125°C			UNIT
	(INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	UNII
t _{pd} A, B or C	A P or C	Y	C _L = 15 pF	1.2 V ± 0.1 V		12	23	
	A, B of C		C _L = 15 pF	1.5 V ± 0.12 V		9	12	ns
t _{pd}	A D == C	Y	C _L = 30 pF	1.8 V ± 0.15 V			10.2	
			C _L = 30 pF	2.5 V ± 0.2 V			6.9	-
	A, B or C		C _L = 50 pF	2.7 V			4.8	ns
			C _L = 50 pF	3.3 V ± 0.3 V			4.1	
t _{sk(o)}				3.3 V ± 0.3 V			1.5	ns

5.7 Noise Characteristics

VCC = 3.3 V, CL = 50 pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}			0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.8	-0.3		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	2.2	3.3		V
V _{IH(D)}	High-level dynamic input voltage	2.0			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V

5.8 Typical Characteristics

T_A = 25°C (unless otherwise noted)




Figure 5-1. Supply Current Across Input Voltage 1.8V and 2.5V Supply





Figure 5-2. Supply Current Across Input Voltage 3.3V and 5.0V Supply

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

5.8 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)





5.8 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)




Figure 5-9. Output Voltage vs Current in LOW State; 3.3V Supply




Figure 5-10. Output Voltage vs Current in HIGH State; 2.5V Supply




Figure 5-11. Output Voltage vs Current in LOW State; 2.5V Supply




Figure 5-12. Output Voltage vs Current in HIGH State; 1.8V Supply




Figure 5-13. Output Voltage vs Current in LOW State; 1.8V Supply

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Z_O = 50 Ω , $t_t \leq$ 2.5ns.


The outputs are measured individually with one input transition per measurement.

V _{cc}	V _t	R _L	CL	ΔV
1.2V ± 0.1V	V _{CC} /2	2kΩ	15pF	0.1V
1.5V ± 0.12V	V _{CC} /2	2kΩ	15pF	0.1V
1.8V ± 0.15V	V _{CC} /2	1kΩ	30pF	0.15V
2.5V ± 0.2V	V _{CC} /2	500Ω	30pF	0.15V
2.7V	1.5V	500Ω	50pF	0.3V
3.3V ± 0.3V	1.5V	500Ω	50pF	0.3V




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-2. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .


Figure 6-3. Voltage Waveforms, Input and Output Transition Times

7 Detailed Description

7.1 Overview

This device contains three independent 3-input AND gates. Each gate performs the Boolean function $Y = A \times B \times C$ in positive logic.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics - 74*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics - 74*, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.2 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The SN74LVC11A can drive a load with a total capacitance less than or equal to the maximum load listed in the *Switching Characteristics -74* connected to a high-impedance CMOS input while still meeting all of the data sheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

7.3.3 Clamp Diode Structure

Figure 7-1 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated






Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Table 7-1. Function Table⁽¹⁾

	INPUTS								
Α	В	С	Y						
Н	Н	Н	Н						
L	Х	Х	L						
X	L	Х	L						
Х	Х	L	L						

(1) H = high voltage level, L = low voltage level, X = do not care

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, this device is used to directly control the RESET pin of a motor controller. The controller requires three input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 3-input AND gate function combines the three individual reset signals into a single active-low reset signal.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC11A plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC11A plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LVC11A can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LVC11A can drive a load with total resistance described by $R_L \ge V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the

Submit Document Feedback

output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the *CMOS Power Consumption* and *Cpd Calculation* application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC11A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The SN74LVC11A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in *Layout Examples*.
- 2. Ensure the capacitive load at the output is ≤ 70pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC11A to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_O(max)) \Omega$, so that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in mega ohms; much larger than the minimum calculated previously.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*

8.2.3 Application Curves




Figure 8-2. Typical Application Timing Diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Layout Example*.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74LVC11A

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, *Designing With Logic* application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

Changes from Revision * (February 2024) to Revision A (May 2024)

Page

- Updated operating range in Features section from 1.2V to 1.1V and deleted note from Description section....1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 25-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC11ABQAR	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC11A	Samples
SN74LVC11ADR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LVC11A, LVC11AQ)	Samples
SN74LVC11APWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LVC11A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Dec-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC11A:

Automotive : SN74LVC11A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC11ABQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74LVC11ADR	SOIC	D	14	3000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC11ADR	SOIC	D	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN74LVC11APWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 26-Dec-2024



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN74LVC11ABQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
	SN74LVC11ADR	SOIC	D	14	3000	353.0	353.0	32.0
	SN74LVC11ADR	SOIC	D	14	3000	340.5	336.1	32.0
١	SN74LVC11APWR	TSSOP	PW	14	3000	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated