

# THVD24xxV-EP Enhanced 3V to 5.5V RS-485 Transceivers With 1.8V VIO Capability

### 1 Features

- Meets or exceeds the requirements of the TIA/ EIA-485A and TIA/EIA-422B standards
- Enhanced Product
  - Military temperature range (-55°C to 125°C)
  - One wafer fabrication site and one assembly \_ and test site
  - Gold bond wire, NiPdAu lead finish
  - Wafer lot traceability
  - Extended product life cycle
- 3V to 5.5V supply voltage
- Differential output exceeds 2.1V for PROFIBUS compatibility with 5V supply
- 1.65V to 5.5V Supply for data and enable signals
- SLR Pin Selectable Data Rates:
  - THVD2410V-EP : 250kbps and 1Mbps
  - THVD2450V-EP, THVD2452V-EP: 20Mbps and 50Mbps
- Bus I/O protection
  - ±70V DC bus fault
  - ±16kV HBM ESD
  - THVD2410V-EP, THVD2450V-EP
    - ±15kV IEC 61000-4-2 contact and air-gap discharge
  - THVD2452V-EP
    - ±8kV IEC 61000-4-2 contact and air-gap discharge
  - ±4kV IEC 61000-4-4 fast transient burst
- Half-duplex and full-duplex devices available in two speed grades
- Symmetric common mode voltage range: ±12V
- Enhanced receiver hysteresis for noise immunity
- Low power consumption
  - Low shutdown supply current: < 1µA</li>
  - Current during operation: < 5.3mA</li>
- Glitch-free power-up/down for hot plug-in capability
- Open, short, and idle bus failsafe •
- Thermal shutdown ٠
- 1/8 unit load (up to 256 bus nodes)
- Small mm x 3mm VSON package (half-duplex) to save board space, or 14-D (full-duplex) for drop-in compatibility

# 2 Applications

- **Avionics**
- Smart munitions
- Sensors, imaging and radar
- Ruggedized communication

### **3 Description**

THVD24xxV-EP are ±70V fault-protected, half and full-duplex RS-422/RS-485 transceivers using a 1.65V to 5.5V logic supply for data and enable logic signals, and a 3V to 5.5V bus side supply. These devices have slew rate select feature that enables them to be used at two maximum speeds based on the SLR pin setting


These devices feature integrated IEC ESD protection, eliminating the need for external system-level protection components. The ±12V input commonmode range makes reliable data communication over longer cable run lengths and/or in the presence of large ground loop voltages. Enhanced 250mV receiver hysteresis provides high noise rejection. In addition, the receiver fail-safe feature makes sure of a logic high when the inputs are open or shorted together.

THVD24xxV-EP half-duplex devices are available in small VSON package for space-constrained applications. The devices are available in standard 14-SOIC package.

	<u> </u>	
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
THVD2410V-EP THVD2450V-EP	VSON (10)	3mm × 3mm
THVD2452V-EP	SOIC (14)	8.65mm × 6mm

For more information, see Section 11. (1)

The package size (length × width) is a nominal value and (2)includes pins, where applicable.



#### THVD2410V-EP and THVD2450V-EP Simplified Schematic





# **Table of Contents**


1 Features	1
2 Applications	
3 Description	1
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 ESD Ratings [IEC]	
5.4 Recommended Operating Conditions	5
5.5 Thermal Information	5
5.6 Power Dissipation	6
5.7 Electrical Characteristics	
5.8 Switching Characteristics - 250 kbps	9
5.9 Switching Characteristics - 1 Mbps	10
5.10 Switching Characteristics - 20 Mbps	11
5.11 Switching Characteristics - 50 Mbps	12
5.12 Typical Characteristics	13
6 Parameter Measurement Information	
7 Detailed Description	17

7.1 Overview	17
7.2 Functional Block Diagrams	
7.3 Feature Description.	
7.4 Device Functional Modes	
8 Application and Implementation	21
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Device Support	. 28
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 28
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	28
9.6 Glossary	28
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 28

Copyright © 2024 Texas Instruments Incorporated



# **4 Pin Configuration and Functions**








Table 4-1. Pin Functions

NAME	PIN	NO.	TYPE	DESCRIPTION
INAME	DRC	D		DESCRIPTION
V <sub>IO</sub>	1	1	Logic Supply	1.65V to 5.5V supply for logic I/O signals R, $\overline{RE}$ , D, DE, and SLR)
R	2	2	Digital Output	Receive data output
DE	3	4	Digital Input	Driver enable input; integrated pull-down
RE	4	3	Digital Input	Receiver enable input; integrated pull-up
D	5	5	Digital Input	Transmission data input; integrated pull-up
GND	6	6	Reference Potential	Local device ground
SLR	7	8	Digital Input	Slew rate select ; integrated pull-down. For THVD2410V-EP: Low = 1Mbps, High = 250kbps. Defaults to 1Mbps if SLR is left floating. For THVD2450V-EP and THVD2452V-EP: Low = 50Mbps, High = 20Mbps. Defaults to 50Mbps if left floating.
A	8	12	Bus Input	Bus I/O (half-duplex), bus input (full-duplex)
В	9	11	Bus Input	Bus I/O (half-duplex), bus input (full-duplex)
V <sub>CC</sub>	10	14	Bus Supply	3V to 5.5V supply for the transceiver
Y	-	9	Bus Output	Bus output, Y
Z	-	10	Bus Output	Bus output, Z
NC	-	7, 13		No connect pin. Internally not connected



# **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
Logic supply voltage	V <sub>IO</sub>	-0.5	V <sub>CC</sub> + 0.2	V
Bus supply voltage	V <sub>CC</sub>	-0.5	6.5	V
Bus voltage	Range at any bus pin as differential or common-mode with respect to GND	-70	70	V
Input voltage	Range at any logic pin (D, DE, SLR or $\overline{RE}$ )	-0.3	V <sub>IO</sub> + 0.2	V
Receiver output current	I <sub>O</sub>	-24	24	mA
Storage temperature	T <sub>stg</sub>	-65	170	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

### 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/	Bus terminals and GND	±16,000	V
V <sub>(ESD)</sub>	Electrostatic discharge	JEDEC JS-001 <sup>(1)</sup>	All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specifi	cation JESD22-C101 <sup>(2)</sup>	±1,500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 5.3 ESD Ratings [IEC]

				VALUE	UNIT
	Electrostatic discharge, Half	Contact discharge, per IEC 61000-4-2	Bus terminals and GND	±15,000	
V <sub>(ESD)</sub>	duplex devices THVD2410V/ 2450V-EP <sup>(1)</sup>	Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	±15,000	V
	Electrostatic discharge, Full	Contact discharge, per IEC 61000-4-2	Bus terminals and GND	±8,000	
V <sub>(ESD)</sub>	duplex devices THVD2452V- EP <sup>(1)</sup>	Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	±8,000	V
V <sub>(EFT)</sub>	Electrical fast transient	Per IEC 61000-4-4	Bus terminals	±4,000	V

 For optimized IEC ESD performance, it is recommended to have series resistor (≥ 50 Ω) on all logic inputs to minimize transient currents going into or out of the logic pins.



# **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3		5.5	V
V <sub>IO</sub>	I/O supply voltage		1.65		V <sub>CC</sub>	V
VI	Input voltage at any bus termir	-12		12	V	
V <sub>IH</sub>	High-level input voltage (driver, driver enable, receiver enable and slew rate select inputs)		0.7*V <sub>IO</sub>		V <sub>IO</sub>	V
V <sub>IL</sub>	Low-level input voltage (driver, driver enable, receiver enable and slew rate select inputs)		0		0.3*V <sub>IO</sub>	V
V <sub>ID</sub>	Differential input voltage bus pins		-25		25	V
I <sub>O</sub>	Output current, driver		-60		60	mA
I <sub>OR</sub>	Output current, receiver	V <sub>IO</sub> = 1.8 V or 2.5 V	-4		4	mA
I <sub>OR</sub>	Output current, receiver	V <sub>IO</sub> = 3.3 V or 5 V	-8		8	mA
RL	Differential load resistance		54	60		Ω
		THVD2410V, THVD2412V with SLR = V <sub>IO</sub>			250	kbps
14		THVD2410V, THVD2412V with SLR = GND or floating			1	Mbps
1/t <sub>UI</sub>	Signaling rate	THVD2450V, THVD2452V with SLR = V <sub>IO</sub>			20	Mbps
		THVD2450V, THVD2452V with SLR = GND or floating			50	Mbps
T <sub>A</sub>	Operating ambient temperature	e	-55		125	°C
TJ	Junction temperature		-55		150	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

#### 5.5 Thermal Information

		THVD2410V-EP THVD2450V-EP	THVD2452V-EP	
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON)	D (SOIC)	UNIT
		10 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	46.7	87.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	47.7	41.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	19.1	43.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	8.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	19.1	43.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.6	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 5.6 Power Dissipation

	PARAMETER	TEST CO	NDITIONS		VALUE	UNIT
			THVD2410V-EP	250 kbps	160	
		Unterminated	111VD2410V-LF	1Mbps	250	mW
		$R_L = 300 \Omega$ , $C_L = 50 pF$ (driver)	THVD2450V-EP	20Mbps	310	11100
		THVD2452V-EP	50 Mbps	630		
	Driver and receiver enabled, loopback for full duplex devices (A connected to P <sub>D</sub> Y, B connected to Z)	RS-422 load R <sub>L</sub> = 100 $\Omega$ , C <sub>L</sub> = 50 pF (driver)	THVD2410V-EP	250 kbps	170	- mW
				1Mbps	250	
PD	$V_{CC} = 5.5 V, T_A = 125 °C,$		THVD2450V-EP THVD2452V-EP	20Mbps	290	
	square wave at 50% duty cycle			50 Mbps	570	
			THVD2410V-EP	250 kbps	220	
	RS-485 load	THVD2410V-EP	1Mbps	280	mW	
		$R_L = 54 \Omega$ , $C_L = 50 pF$ (driver)	THVD2450V-EP	20Mbps	325	IIIVV
			THVD2452V-EP	50 Mbps	560	

Copyright © 2024 Texas Instruments Incorporated



### **5.7 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted. <sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver							
		$R_L = 60 \Omega, -25 V \le V_{test} \le 25 V$ (See Figure 6-1 )		1.5	3.3		V
Mara I	Driver differential output	$R_L$ = 60 Ω, -25 V ≤ V <sub>test</sub> ≤ 25 V, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5	V (See Figure 6-1 )	2.1	3.3		V
V <sub>OD</sub>	voltage magnitude	$R_L = 100 \Omega$ (See Figure 6-2)		2	4		V
		$R_L = 54 \Omega$ (See Figure 6-2)		1.5	3.5		V
∆ V <sub>OD</sub>	Change in differential output voltage	$R_L$ = 54 Ω or 100 Ω (See Figure 6-2 )		-50		50	mV
V <sub>oc</sub>	Common-mode output voltage	$R_L$ = 54 Ω or 100 Ω (See Figure 6-2 )		1	V <sub>CC</sub> /2	3	V
∆V <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage	R <sub>L</sub> = 54 Ω or 100 Ω (See Figure 6-2 )		-50		50	mV
los	Short-circuit output current	DE = $V_{IO}$ , -70 V ≤ ( $V_A$ or $V_B$ ) ≤ 70 V, or A shorted terminals for half duplex, Y/Z are for full duplex)	to B (A,B are driver	-250		250	mA
Receiver		I		I			
			V <sub>I</sub> = 12 V		90	125	μA
			V <sub>I</sub> = 25 V		200	250	μA
I <sub>I</sub>	Bus input current	$DE = 0 V$ , $V_{CC}$ and $V_{IO} = 0 V$ or 5.5 V	$V_1 = -7 V$	-100	-80		μΑ
			$V_1 = -25 V$	-350	-220		μA
V <sub>TH+</sub>	Positive-going input threshold voltage <sup>(2)</sup>		v25 v		125	200	mV
V <sub>TH-</sub>	Negative-going input threshold voltage <sup>(2)</sup>	Over common-mode range of ± 12 V		-200	-125	-40	mV
V <sub>HYS</sub>	Input hysteresis				250		mV
V <sub>TH_FSH</sub>	Input fail-safe threshold			-40		40	mV
C <sub>A,B</sub>	Input differential capacitance	Measured between A and B, f = 1 MHz			50		pF
V <sub>он</sub>	Output high voltage	I <sub>OH</sub> = -8 mA, V <sub>IO</sub> = 3 to 3.6 V or 4.5 V to 5.5 V		V <sub>IO</sub> - 0.4	V <sub>IO</sub> – 0.2		V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 8 mA, V <sub>IO</sub> = 3 to 3.6 V or 4.5 V to 5.5 V			0.2	0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -4 mA, V <sub>IO</sub> = 1.65 to 1.95 V or 2.25 V to 2.7	5 V	V <sub>IO</sub> - 0.4	V <sub>IO</sub> – 0.2		V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 4 mA, V <sub>IO</sub> = 1.65 to 1.95 V or 2.25 V to 2.75	V		0.2	0.4	V
loz	Output high-impedance current, R pin	$V_{O} = 0 \text{ V or } V_{IO}, \overline{RE} = V_{IO}$		-1		1	μA
Logic				I			
I <sub>IN</sub>	Input current (DE , SLR)	$1.65 \text{ V} \le \text{V}_{\text{IO}} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{IO}}$				5	μA
I <sub>IN</sub>	Input current (D, RE)	$1.65 \text{ V} \le \text{V}_{\text{IO}} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{IO}}$		-5			μA
Thermal P	rotection	1		I			· · ·
T <sub>SHDN</sub>	Thermal shutdown threshold	Temperature rising		150	180		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis				10		°C
Supply		1		I			
JV <sub>VCC</sub>	Rising under-voltage threshold on V <sub>CC</sub>				2.3	2.6	V
UV <sub>VCC</sub> (falling)	Falling under-voltage threshold on V <sub>CC</sub>			1.95	2.2		V
UV <sub>VCC(hys)</sub>	Hysteresis on under-voltage of $V_{CC}$				150		mV
UV <sub>VIO</sub> (rising)	Rising under-voltage threshold on V <sub>IO</sub>				1.4	1.6	V
UV <sub>VIO</sub> (falling)	Falling under-voltage threshold on V <sub>IO</sub>			1.2	1.3		V

Copyright © 2024 Texas Instruments Incorporated



# 5.7 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted. <sup>(1)</sup>

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
UV <sub>VIO(hys)</sub>	Hysteresis on under-voltage of $V_{\rm IO}$				30		mV
		Driver and receiver enabled	$\overline{RE}$ = 0 V, DE = V <sub>IO</sub> , No load		3.5	5.3	mA
	Supply current (quiescent),	Driver enabled, receiver disabled	$\overline{RE} = V_{IO}, DE = V_{IO},$ No load		2.5	4.2	mA
lcc	$V_{CC}$ = 4.5 V to 5.5 V	Driver disabled, receiver enabled	$\overline{RE} = 0 V, DE = 0 V,$ No load		1.8	2.4	mA
		Driver and receiver disabled	$\overline{RE} = V_{IO}, DE = 0 V,$ D = open, No load		0.1	1.2	μA
	Supply current (quiescent), V <sub>CC</sub> = 3 V to 3.6 V	Driver and receiver enabled	RE = 0 V, DE = V <sub>IO</sub> , No load		3	4.1	mA
		Driver enabled, receiver disabled	$\overline{RE} = V_{IO}, DE = V_{IO},$ No load		2	3	mA
сс		Driver disabled, receiver enabled	RE = 0 V, DE = 0 V, No load		1.6	2.2	mA
		Driver and receiver disabled	$\overline{RE} = V_{IO}, DE = 0 V,$ D = open, No load		0.1	1	μA
	Logic supply current (quiescent), V <sub>IO</sub> = 3 to 3.6 V	Driver disabled, Receiver enabled, SLR = GND	$DE = 0 V, \overline{RE} = 0 V,$ No load		4.5	8.4	μA
I <sub>IO</sub>		Driver disabled, Receiver enabled, SLR = V <sub>IO</sub>	DE = 0 V, RE = 0 V, No load		3.3	8.4	μA
		Driver disabled, Receiver disabled, SLR = GND	DE = 0 V, <del>RE</del> = V <sub>IO</sub> , No load		0.1	1	μA
		Driver disabled, Receiver disabled, SLR = V <sub>IO</sub>	$DE = 0 V, \overline{RE} = V_{IO},$ No load		1.8	4	μA

(1) A, B are driver output and receiver input terminals for Half duplex devices; A/B are Receiver input, Y/Z are driver output terminals for Full duplex devices

(2) Under any specific conditions,  $V_{TH+}$  is assured to be at least  $V_{HYS}$  higher than  $V_{TH-}$ .

Copyright © 2024 Texas Instruments Incorporated



### 5.8 Switching Characteristics - 250 kbps

250-kbps (THVD2410V-EP with SLR =  $V_{IO}$ ) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted. <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver						L	
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fall time	$V_{CC}$ = 3 to 3.6 V, Typical at 3.3V		450	560	1200	ns
		$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	_	500	625	1200	ns
	Draw and the states	V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V	$R_{L} = 54 \Omega, C_{L} = 50 pF$		500	720	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	See Figure 6-3		540	770	ns
		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V			10	70	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V			10	70	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	RE = X			40	75	ns
	Enable time	RE = 0 V	See Figure 6-4		70	280	ns
t <sub>PZH</sub> , t <sub>PZL</sub>		RE = V <sub>IO</sub>	and Figure 6-5		2.5	4.5	μs
t <sub>SHDN</sub>	Time to shutdown	RE = V <sub>IO</sub>		50		500	ns
Receiver						I	
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				7	20	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See Figure 6-6		800	1270	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	-			5	45	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	DE = X			30	40	ns
		$V_{IO}$ = 3 V to 3.6 V; DE = $V_{IO}$			90	120	ns
t <sub>PZH(1)</sub>	– Enable time	$V_{IO}$ = 1.65 V to 1.95 V, DE = $V_{IO}$	See Figure 6-7		100	130	ns
+		V <sub>IO</sub> = 3 V to 3.6 V; DE = V <sub>IO</sub>			900	1320	ns
t <sub>PZL(1)</sub>		$V_{IO}$ = 1.65 V to 1.95 V; DE = $V_{IO}$			900	1320	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time	DE = 0 V	See Figure 6-8		3.3	5.4	μs
t <sub>D(OFS)</sub>	Delay to enter fail-safe operation	0 - 15 -		7	11	18	μs
t <sub>D(FSO)</sub>	Delay to exit fail-safe operation	- C <sub>L</sub> = 15 pF	See Figure 6-9	540	800	1260	ns
t <sub>SHDN</sub>	Time to shutdown	DE = 0 V	See Figure 6-8	50		500	ns



# 5.9 Switching Characteristics - 1 Mbps

1Mbps (THVD2410V-EP with SLR = 0 or floating) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V ,  $V_{IO}$  = 3.3 V, unless otherwise noted. <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver						L	
		$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V		125	150	300	ns
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fall time	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V		130	160	300	ns
	Deep a patient dalare	$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V	$R_1 = 54 \Omega, C_1 = 50 pF$		160	240	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	See Figure 6-3		185	280	ns
		$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V			2	20	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V			2	15	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	RE = X			40	95	ns
		RE = 0 V	See Figure 6-4		90	275	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	RE = V <sub>IO</sub>	and Figure 6-5		3	4.6	μs
t <sub>SHDN</sub>	Time to shutdown	RE = V <sub>IO</sub>		50		500	ns
Receiver				1		1	
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time		See Figure 6-6		7	15	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF			50	85	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	_			4	12.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	DE = X			30	40	ns
t <sub>PZH(1)</sub> ,		$V_{IO}$ = 3 V to 3.6 V; DE = $V_{IO}$	0.5'.07		90	120	ns
t <sub>PZL(1)</sub>	Enable time	$V_{IO}$ = 1.65 V to 1.95 V; DE = $V_{IO}$	- See Figure 6-7		90	130	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time	DE = 0 V	See Figure 6-8		3	4.5	μs
t <sub>D(OFS)</sub>	Delay to enter fail-safe operation	0 = 45 = 5		7	10	18	μs
t <sub>D(FSO)</sub>	Delay to exit fail-safe operation	– C <sub>L</sub> = 15 pF	See Figure 6-9	27	40	60	ns
t <sub>SHDN</sub>	Time to shutdown	DE = 0 V	See Figure 6-8	50		500	ns

Copyright © 2024 Texas Instruments Incorporated



# 5.10 Switching Characteristics - 20 Mbps

20-Mbps (THVD2450V-EP, THVD2452V-EP with SLR =  $V_{IO}$ ) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted. <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver							
	Differential output rice/fell time	$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V		4	8	15	ns
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fall time	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V		4	7	15	ns
	Dranagation dalay	$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V	R <sub>L</sub> = 54 Ω, C <sub>L</sub> = 50 pF	6	12	30	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	See Figure 6-3	4	9	26	ns
		$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V			1	3	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V			1	3	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	RE = X			17	35	ns
	Enable time	RE = 0 V	See Figure 6-4		14	39	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable lime	RE = V <sub>IO</sub>	and Figure 6-5		3	4.5	μs
t <sub>SHDN</sub>	Time to shutdown	RE = V <sub>IO</sub>		50		500	ns
Receiver							
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time	C <sub>L</sub> = 15 pF			1.5	6	ns
	Dranagation dalay	V <sub>IO</sub> = 3 V to 3.6 V		25	33	58	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	V <sub>IO</sub> = 1.65 V to 1.95 V	- See Figure 6-6	25	35	60	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	C <sub>L</sub> = 15 pF			0.5	5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	DE = X			12	25	ns
t <sub>PZH(1)</sub> , t <sub>PZL(1)</sub>	Enable time	DE = V <sub>IO</sub>	See Figure 6-7		50	82	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time	DE = 0 V	See Figure 6-8		2.8	5	μs
t <sub>D(OFS)</sub>	Delay to enter fail-safe operation	- C <sub>L</sub> = 15 pF	See Figure 6.0	7	10	18	μs
t <sub>D(FSO)</sub>	Delay to exit fail-safe operation		See Figure 6-9	19	32	50	ns
t <sub>SHDN</sub>	Time to shutdown	DE = 0 V	See Figure 6-8	50		500	ns




### 5.11 Switching Characteristics - 50 Mbps

50-Mbps (THVD2450V-EP, THVD2452V-EP with SLR = 0 or floating) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V, unless otherwise noted. <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver							
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fall time	V <sub>IO</sub> = 3 V to 3.6 V, V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V		1	5	7	ns
		$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	-	1	5	6	ns
		V <sub>IO</sub> = 3 V to 3.6 V, V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V		5	11	19	ns
	Deve e estive de la c	$V_{IO}$ = 1.65 V to 1.95 V, $V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V	$R_L = 54 \Omega, C_L = 50 pF$	7	12	22	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$V_{\rm IO}$ = 3 V to 3.6 V, $V_{\rm CC}$ = 4.5 to 5.5 V, Typical at 5 V	See Figure 6-3	4	8	15	ns
		$V_{IO}$ = 1.65 V to 1.95 V, $V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V		6	10	19	ns
		$V_{CC}$ = 3 to 3.6 V, Typical at 3.3 V	-		1	3	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	$V_{CC}$ = 4.5 to 5.5 V, Typical at 5 V	-		1	3	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	RE = X			14	30	ns
		RE = 0 V ; V <sub>IO</sub> = 1.65 V to 1.95 V, 2.25 V to 2.75 V	See Figure 6-4 and Figure 6-5		20	35	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	$\overline{RE}$ = 0 V ; V <sub>IO</sub> = 3 V to V <sub>CC</sub> V			15	32	ns
		RE = V <sub>IO</sub>			2.5	4.5	μs
t <sub>SHDN</sub>	Time to shutdown	RE = V <sub>IO</sub>	-	50		500	ns
Receiver							
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time	C <sub>L</sub> = 15 pF	See Figure 6-6		1.5	6	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF, V <sub>IO</sub> = 3 V to 3.6 V	See Figure 6-6	25	33	58	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	$C_{L}$ = 15 pF, $V_{IO}$ = 1.65 V to 1.95 V	See Figure 6-6	25	35	60	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> – t <sub>PLH</sub>	C <sub>L</sub> = 15 pF	See Figure 6-6		0.5	5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	DE = X			12	25	ns
t <sub>PZH(1)</sub> ,	Enable time		V <sub>IO</sub> = 1.65 V to 1.95 V, See Figure 6-7		50	82	ns
t <sub>PZL(1)</sub>		DE = V <sub>IO</sub>	V <sub>IO</sub> = 3 V to 3.6 V, See Figure 6-7		50	75	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time	DE = 0 V	See Figure 6-8		2.8	5	μs
t <sub>D(OFS)</sub>	Delay to enter fail-safe operation	- C <sub>L</sub> = 15 pF	See Figure 6-9	7	10	18	μs
t <sub>D(FSO)</sub>	Delay to exit fail-safe operation			19	32	50	ns
t <sub>SHDN</sub>	Time to shutdown	DE = 0 V	See Figure 6-8	50		500	ns




### 5.12 Typical Characteristics






#### 5.12 Typical Characteristics (continued)



Copyright © 2024 Texas Instruments Incorporated




### **6** Parameter Measurement Information




#### Figure 6-1. Measurement of Driver Differential Output Voltage With Common-Mode Load



Figure 6-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load




#### Figure 6-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



Copyright © 2017, Texas Instruments Incorporated


# Figure 6-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load



Copyright © 2017, Texas Instruments Incorporated

#### Figure 6-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load








Figure 6-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays






Figure 6-7. Measurement of Receiver Enable/Disable Times With Driver Enabled



Copyright © 2017, Texas Instruments Incorporated

#### Figure 6-8. Measurement of Receiver Enable Times With Driver Disabled



Copyright © 2017, Texas Instruments Incorporated

Figure 6-9. Measurement of Fail-Safe Delay



# 7 Detailed Description

### 7.1 Overview

THVD2410V-EP and THVD2450V-EP are fault-protected, half duplex RS-485 transceivers available in two speed grades suitable for data transmission up to 1Mbps and 50Mbps respectively. THVD2452V-EP is a full-duplex transceiver that can be configured for two speeds using the SLR pin: 20Mbps and 50Mbps. The devices have active-high driver enables and active-low receiver enables. A shutdown current of less than 1µA can be achieved by disabling both driver and receiver.

#### 7.2 Functional Block Diagrams




Figure 7-1. THVD2410V-EP and THVD2450V-EP Block Diagram




Figure 7-2. THVD2452V-EP Block Diagram

#### 7.3 Feature Description

#### 7.3.1 ±70-V Fault Protection

THVD24xxV-EP transceivers have extended bus fault protection compared to standard RS-485 devices. Transceivers that operate in rugged industrial environments are often exposed to voltage transients greater than the -7V to +12V defined by the TIA/EIA-485A standard. To protect against such conditions, the generic RS-485 devices with lower absolute maximum ratings requires expensive external protection components. To simplify system design and reduce overall system cost, THVD24xxV-EP devices are protected up to ±70V without the need for any external components.

Copyright © 2024 Texas Instruments Incorporated



#### 7.3.2 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect the transceivers against electrostatic discharges (ESD) according to IEC 61000-4-2 of up to  $\pm 12$ kV and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to  $\pm 4$ kV. THVD24xxV-EP ESD structures help to limit voltage excursions and recover from them quickly that they allow EFT Criterion A at the system level (no data loss when transient noise is present).

#### 7.3.3 Driver Overvoltage and Overcurrent Protection

The THVD24xxV-EP drivers are protected against any DC supply shorts in the range of -70V to +70V. The devices internally limit the short circuit current to  $\pm 250$ mA to comply with the TIA/EIA-485A standard. In addition, a fold-back current limiting circuit further reduces the driver short circuit current to less than  $\pm 5$ mA if the output fault voltage exceeds  $|\pm 25V|$ .

All devices feature thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the T<sub>SHDN</sub> threshold due to excessive power dissipation.

#### 7.3.4 Enhanced Receiver Noise Immunity

The differential receivers of THVD24xxV-EP feature fully symmetric thresholds to maintain duty cycle of the signal even with small input amplitudes. In addition, 250mV (typical) hysteresis provides noise immunity.

#### 7.3.5 Receiver Fail-Safe Operation

The receivers are fail-safe to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the receiver outputs a fail-safe logic high state if the input amplitude stays for longer than  $t_{D(OFS)}$  at less than  $|V_{TH FSH}|$ .

#### 7.3.6 Low-Power Shutdown Mode

Driving DE low and  $\overline{RE}$  high for longer than 500ns puts the devices into the shutdown mode. If either DE goes high or  $\overline{RE}$  goes low, the counters reset. The devices does not enter the shutdown mode if the enable pins are in disable state for less than 50ns. This feature prevents the devices from accidentally going into shutdown mode due to skew between DE and  $\overline{RE}$ .



#### 7.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse: B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	OUTI	PUTS	FUNCTION
D	DE	A/Y	B/Z	FUNCTION
н	Н	Н	L	Actively drive bus high
L	Н	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus high by default

#### Table 7-1. Driver Function Table

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is higher than the positive input threshold,  $V_{TH+}$ , the receiver output, R, turns high. When  $V_{ID}$  is lower than the negative input threshold,  $V_{TH-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{TH+}$  and  $V_{TH-}$  the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V<sub>ID</sub> are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

DIFFERENTIAL INPUT	DIFFERENTIAL INPUT ENABLE OUTPUT							
$V_{ID} = V_A - V_B$	RE	R	FUNCTION					
V <sub>TH+</sub> < V <sub>ID</sub>	L	н	Receive valid bus high					
$V_{TH-} < V_{ID} < V_{TH+}$	L	?	Indeterminate bus state					
V <sub>ID</sub> < V <sub>TH-</sub>	L	L	Receive valid bus low					
X	н	Z	Receiver disabled					
Х	OPEN	Z	Receiver disabled by default					
Open-circuit bus	L	Н	Fail-safe high output					
Short-circuit bus	L	Н	Fail-safe high output					
Idle (terminated) bus	L	Н	Fail-safe high output					

#### Table 7-2. Receiver Function Table

Table 7-3 shows SLR (slew rate select) pin functionality. SLR has integrated pull-down, so the device remains in higher speed mode until SLR is pulled high which limits the slew rate and puts the device in slower speed mode.

Table 7-3. SLR pin control				
Device	Functionality w.r.t SLR pin			
THVD2410V-EP	SLR = Low or floating: Both transmitter (TX) and receiver (RX) maximum speed is 1Mbps SLR = High: Both TX and RX maximum speed is limited to 250kbps			
THVD2450V-EP, THVD2452V-EP	SLR = Low or floating: Both transmitter (TX) and receiver (RX) maximum speed is 50Mbps SLR = High: Both TX and RX maximum speed is limited to 20Mbps			

# Table 7-3. SLR pin control

Table 7-4 shows the device behavior in undervoltage scenarios:

Supply Function Table	V <sub>IO</sub>	Driver Output	Receiver Output			
> UV <sub>VCC(rising)</sub>	> UV <sub>VIO(rising)</sub>	Determined by DE and D inputs	Determined by RE and A-B			
< UV <sub>VCC(falling)</sub>	> UV <sub>VIO(rising)</sub>	High impedance	High impedance			
> UV <sub>VCC(rising)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance			
< UV <sub>VCC(falling)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance			

# Table 7-4. Supply Function Table



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

THVD2410 and THVD2450 are fault-protected, half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. For these devices, the driver and receiver enable pins allow for the configuration of different operating modes.

#### 8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




Figure 8-1. Typical RS-485 Network With Half-Duplex Transceivers

#### 8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 8.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10kbps and 100kbps, some applications require data rates up to 250kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



(1)




Figure 8-2. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (that is, 50Mbps for the THVD2450) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

#### 8.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c$$

where

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light  $(3 \times 10^8 \text{ m/s})$
- v is the signal velocity of the cable or trace as a factor of c

#### 8.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately  $12k\Omega$ . Because the THVD24xxV-EP devices consist of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

Copyright © 2024 Texas Instruments Incorporated



#### 8.2.1.4 Transient Protection

The bus pins of the THVD24xxV-EP transceivers include on-chip ESD protection against  $\pm 30$ kV HBM and  $\pm 12$ kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, C<sub>(S)</sub>, and 78% lower discharge resistance, R<sub>(D)</sub>, of the IEC model produce significantly higher discharge currents than the HBM model. As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method.





Figure 8-3. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)


The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 8-4 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left side diagram shows the relative pulse-power for a 0.5kV surge transient and 4kV EFT transient, both of which dwarf the 10kV ESD transient visible in the lower-left corner. 500V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right side diagram shows the pulse power of a 6kV surge transient, relative to the same 0.5kV surge transient. 6kV surge transients are most likely to occur in power generation and power-grid systems.







For surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 8-5 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.





Figure 8-5. Comparison of Transient Energies

Copyright © 2024 Texas Instruments Incorporated



#### 8.2.2 Detailed Design Procedure

Figure 8-6 suggests a protection circuit against 1kV surge (IEC 61000-4-5) transients. Table 8-1 shows the associated bill of materials. SMAJ30CA TVS diodes are rated to operate up to 30V. This makes sure the protection diodes do not conduct if a direct RS-485 bus shorts to 24V DC industrial power rail.



#### Figure 8-6. Transient Protection Against Surge Transients for Half-Duplex Devices


#### Table 8-1. Components List

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER <sup>(1)</sup>
XCVR	RS-485 transceiver	THVD2410V-EP Or THVD2450V-EP	ті
TVS	Bidirectional 400-W transient suppressor	SMAJ30CA	Littelfuse

(1) See Third-Party Products Disclaimer



#### 8.2.3 Application Curves



#### 8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.




# 8.4 Layout

#### 8.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3MHz to 300MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V<sub>CC</sub> and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100nF to 220nF decoupling capacitors as close as possible to the  $V_{CC}$  and  $V_{IO}$  pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for the ground connections of the decoupling capacitors at the power pins and the protection devices to minimize the effective via inductance.
- 6. Use  $1k\Omega$  to  $10k\Omega$  pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.






Figure 8-10. THVD2410V-EP, THVD2450V-EP (Half-Duplex) Layout Example



# 9 Device and Documentation Support

#### 9.1 Device Support

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **10 Revision History**

Changes from Revision A (August 2024) to Revision B (October 2024)			
•	Changed the D-package pin numbers: Pin A from 11 to 12 and Pin B from 12 to 11 in Table 4-1	3	

С	hanges from Revision * (May 2024) to Revision A (August 2024)	Page
•	Changed the Bus I/O protection list in the <i>Features</i>	1
•	Changed Current during operation: < 5.6mA to <5.3mA in the Features	1
•	Added table note 1 to THVD2452V-EP in the IEC ESD Ratings table	4

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
THVD2410VDRCREP	ACTIVE	VSON	DRC	10	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	V2410	Samples
THVD2450VDRCREP	ACTIVE	VSON	DRC	10	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	V2450	Samples
THVD2452VDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	T2452V	Samples
V62/22613-01XE	ACTIVE	VSON	DRC	10	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		V2410	Samples
V62/22613-02XE	ACTIVE	VSON	DRC	10	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		V2450	Samples
V62/22613-03XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		T2452V	Samples
V62/22613-03YE	ACTIVE				2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		T2452V	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF THVD2410V-EP, THVD2450V-EP, THVD2452V-EP :

• Catalog : THVD2410V, THVD2450V, THVD2452V

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD2410VDRCREP	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THVD2450VDRCREP	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THVD2452VDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Oct-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD2410VDRCREP	VSON	DRC	10	5000	346.0	346.0	33.0
THVD2450VDRCREP	VSON	DRC	10	5000	346.0	346.0	33.0
THVD2452VDREP	SOIC	D	14	2500	353.0	353.0	32.0

# **D0014A**



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **DRC 10**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DRC0010J**



# **PACKAGE OUTLINE**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# DRC0010J

# **EXAMPLE BOARD LAYOUT**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DRC0010J

# **EXAMPLE STENCIL DESIGN**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated