







TLV1H103-SEP SNOSDG0 - AUGUST 2024


# TLV1H103-SEP Radiation Tolerant High-Speed Comparator with 2.5ns Propagation Delay

### 1 Features

- VID V62/22606-01XE
- Radiation Total Ionizing Dose (TID)
  - TID Characterized to 30krad (Si)
  - ELDRS-Free to 30krad (Si)
  - RHA/RLAT to 30krad (Si)
- Radiation Single-Event Effects (SEE)
  - SEL Immune to LET = 43MeV·cm<sup>2</sup>/mg
  - SET Characterized to LET = 43MeV·cm<sup>2</sup>/mg
- Space Enhanced Plastic
  - Controlled Baseline
  - One Assembly/Test Site
  - One Fabrication Site
  - Extended Product Life Cycle
  - Product Traceability
- Low propagation delay: 2.5ns
- Low overdrive dispersion: 700ps
- High toggle frequency: 325MHz
- Narrow pulse width detection capability: 1.5ns
- Input common-mode range extends 200mV beyond both rails
- Supply range: 2.4V to 5.5V
- Adjustable hysteresis control
- Output latch capability

## 2 Applications

- Satellite electrical power system
- Radar imaging payload
- Communications payload
- Flight control unit



Hysteresis vs. Resistance, 5V

## 3 Description

The TLV1H103-SEP is a 325MHz, high speed comparator with rail-to-rail inputs and a propagation delay of 2.5ns. The combination of fast response and wide operating voltage range make the comparator an excellent choice for narrow signal pulse detection and data and clock recovery applications in radar imaging and communications payload systems.


push-pull (single-ended) outputs TLV1H103-SEP simplify and save cost on board-toboard wiring for I/O interfaces while reducing power consumption when compared to alternative highspeed differential output comparators. In addition, the TLV1H103-SEP offers the features such as adjustable hysteresis control and output latch capability. The comparator can directly interface most prevailing digital controllers and IO expanders in the downstream.

TLV1H103-SEP The uses high-speed complementary BiCMOS process and is available in a 6-pin, SOT-23 package.

### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TLV1H103-SEP	SOT-23 (6)	1.25mm x 2.00mm

- For all available packages, see the orderable addendum at the end of the data
- The package size (length × width) is a nominal value and includes pins, where applicable.



Propagation Delay (Low to High) vs. Input Overdrive, 5V



## **Table of Contents**

1 Features1	6.4 Device Functional Modes	14
2 Applications 1	7 Application and Implementation	16
3 Description1	7.1 Application Information	16
4 Pin Configuration and Functions3	7.2 Typical Application	
5 Specifications4	7.3 Power Supply Recommendations	20
5.1 Absolute Maximum Ratings4	7.4 Layout	
5.2 ESD Ratings4	8 Documentation Support	
5.3 Recommended Operating Conditions4	8.1 Related Documentation	
5.4 Thermal Information4	8.2 Receiving Notification of Documentation Updates	22
5.5 Electrical Characteristics5	8.3 Support Resources	22
5.6 Timing Diagrams7	8.4 Trademarks	
5.7 Typical Characteristics8	8.5 Electrostatic Discharge Caution	
6 Detailed Description14	8.6 Glossary	
6.1 Overview14	9 Revision History	22
6.2 Functional Block Diagram14	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description14	Information	22
•		

# **4 Pin Configuration and Functions**




Figure 4-1. DBV Package 6-Pin SOT-23 Top View

**Table 4-1. Pin Functions** 

	PIN	1/0	DESCRIPTION
NAME	TLV1H103	- I/O	DESCRIPTION
IN+	3	I	Non-inverting input
IN-	4	1	Inverting input
OUT	1	0	Output (Push-pull)
V <sub>EE</sub>	2	1	Negative power supply
V <sub>CC</sub>	6	I	Positive power supply
LE/HYS	5	I	Adjustable hysteresis control and latch



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

, , ,	MIN	MAX	UNIT
Input Supply Voltage: V <sub>CC</sub> – V <sub>EE</sub>	-0.3	6	V
Input Voltage (IN+, IN-) <sup>(2)</sup>	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Differential Input Voltage (V <sub>DI</sub> = IN+ – IN–)	$-(V_{CC} - V_{EE} + 0.3)$	+ (V <sub>CC</sub> –V <sub>EE</sub> + 0.3)	V
Output Voltage (OUT) <sup>(3)</sup>	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Latch and Hysteresis Control (LE/HYS)	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Current into Input pins (IN+, IN-, $\overline{\text{LE}}/\text{HYS})^{(2)}$		±10	mA
Current into Output pins (OUT) <sup>(3)</sup>		±50	mA
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings can cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3V beyond the supply rails must be current-limited to 10mA or less.
- (3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.3V beyond the supply rails must be current-limited to 50mA or less.

## 5.2 ESD Ratings

			VALUE	UNIT
TLV1H103				,
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input Supply Voltage: V <sub>CC</sub> – V <sub>EE</sub>	2.4	5.5	V
Input Voltage Range (IN+, IN-)	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Latch and Hysteresis Control (LE/HYS)	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Ambient temperature, T <sub>A</sub>	-55	125	°C

## 5.4 Thermal Information

		TLV1H103	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	191.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	117.1	°C/W
R <sub>θJC(bottom)</sub>	Junction-to-case (bottom) thermal resistance	79.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	78.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics report.

## **5.5 Electrical Characteristics**

 $V_{CC}$  = 2.5, 3.3 and 5V,  $V_{EE}$  = 0V,  $V_{CM}$  =  $V_{EE}$  + 300mV,  $C_L$  = 5pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Input Charac	teristics				-	
V <sub>IO</sub>	Input offset voltage	T <sub>A</sub> = -55°C to +125°C	-7	±0.5	7	mV
dV <sub>IO</sub> /dT	Input offset voltage drift			±3.0		μV/°C
V <sub>CM</sub>	Input common mode voltage range	T <sub>A</sub> = -55°C to +125°C	V <sub>EE</sub> - 0.2		V <sub>CC</sub> + 0.2	V
C <sub>IN</sub>	Input capacitance			1		pF
R <sub>DM</sub>	Input differential mode resistance			67		kΩ
R <sub>CM</sub>	Input common mode resistance			5		МΩ
I <sub>B</sub>	Input bias current	T <sub>A</sub> = -55°C to +125°C		1	5	uA
I <sub>os</sub>	Input offset current			±0.03		uA
CMRR	Common-mode rejection ratio	$V_{CM} = V_{EE} - 0.2V$ to $V_{CC} + 0.2V$		80		dB
PSRR	Power-supply rejection ratio	V <sub>CC</sub> = 2.4 to 5.5V		80		dB
DC Output Chara	acteristics					
V <sub>OH</sub>	Output high voltage from V <sub>CC</sub>	I <sub>SOURCE</sub> = 1mA T <sub>A</sub> = -55°C to +125°C		60	80	mV
V <sub>OL</sub>	Output low voltage from V <sub>EE</sub>	I <sub>SINK</sub> = 1mA T <sub>A</sub> = -55°C to +125°C	60 80		80	mV
I <sub>SC_SOURCE</sub>	Output Short-Circuit Current - Source	T <sub>A</sub> = -55°C to +125°C	10	30		mA
Output Short-Circuit Current - Sink		T <sub>A</sub> = -55°C to +125°C	10	30		mA
Power Supply	1		1		<u>'</u>	
I <sub>CC</sub>	quiescent current	Output being high T <sub>A</sub> = -55°C to +125°C		5.7	7.8	mA
V <sub>POR (postive)</sub>	Power-On Reset Voltage			2.1		V
AC Characteristi	cs		•		<u> </u>	
t <sub>PD</sub>	Propagation delay	$V_{OVERDRIVE} = V_{UNDERDRIVE} = 50 \text{mV}$ $T_A = -55^{\circ}\text{C}$ to +125°C		2.5	4.5 <sup>(1)</sup>	ns
t <sub>CM_DISPERSION</sub>	Common dispersion	V <sub>CM</sub> varied from V <sub>EE</sub> to V <sub>CC</sub>		80		ps
t <sub>OD_DISPERSION</sub>	Overdrive dispersion	Overdrive varied from 10mV to 125mV		700		ps
t <sub>UD_DISPERSION</sub>	Underdrive dispersion	Underdrive varied from 10mV to 125mV		330		ps
t <sub>R</sub>	Rise time	10% to 90%		0.75		ns
t <sub>F</sub>	Fall time	90% to 10%		0.75		ns
t <sub>JITTER</sub>	RMS Jitter	$V_{IN}$ = 100m $V_{P-P}$ , $f_{IN}$ = 100MHz, Jitter BW = 10Hz – 50MHz		4		ps
f <sub>TOGGLE</sub>	Input toggle frequency	V <sub>IN</sub> = 200mV <sub>PP</sub> Sine Wave, When output high reaches 90% of V <sub>CC</sub> - V <sub>EE</sub> or output low reaches 10% of V <sub>CC</sub> - V <sub>EE</sub>		325		MHz
PulseWidth	Minimum allowed input pulse width	V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV PW <sub>OUT</sub> = 90% of PW <sub>IN</sub>		1.5		ns
		1 ""				



## **5.5 Electrical Characteristics (continued)**

 $V_{CC}$  = 2.5, 3.3 and 5V,  $V_{EE}$  = 0V,  $V_{CM}$  =  $V_{EE}$  + 300mV,  $C_L$  = 5pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	K UNIT
Latching/Adj	ustable Hysteresis				<u> </u>
V <sub>HYST</sub>	Input hysteresis voltage	V <sub>HYST</sub> = Logic High		0	mV
V <sub>HYST</sub>	Input hysteresis voltage	R <sub>HYST</sub> = Floating		3	mV
V <sub>HYST</sub>	Input hysteresis voltage	$R_{HYST} = 150k\Omega$		30	mV
V <sub>HYST</sub>	Input hysteresis voltage	$R_{HYST} = 56k\Omega$		60	mV
V <sub>IH_LE</sub>	LE pin input high level	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	V <sub>EE</sub> + 1.5		V
V <sub>IL_LE</sub>	LE pin input low level	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		V <sub>EE</sub> + 0.3	5 V
I <sub>IH_LE</sub>	LE pin input leakage current	$V_{LE} = V_{CC}$ $T_A = -55^{\circ}C$ to +125°C		1	5 uA
I <sub>IL_LE</sub>	LE pin input leakage current	V <sub>LE</sub> = V <sub>EE</sub> , T <sub>A</sub> = -55°C to +125°C		4	0 uA
t <sub>SETUP</sub>	Latch setup time			-1.4	ns
t <sub>HOLD</sub>	Latch hold time			7.2	ns
t <sub>PL</sub>	Latch to OUT delay			7	ns

(1) Assured by characterization



# **5.6 Timing Diagrams**




Figure 5-1. General Timing Diagram





Figure 5-2. Overdrive Dispersion



## 5.7 Typical Characteristics


At  $T_A = 25^{\circ}$ C,  $V_{CC} - V_{EE} = 2.5$ V to 5V,  $V_{CM} = 300$ mV,  $R_{HYST} = 150$ k $\Omega$ , and input overdrive = 50mV, unless otherwise noted.



Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated

At  $T_A = 25^{\circ}$ C,  $V_{CC} - V_{EE} = 2.5$ V to 5V,  $V_{CM} = 300$ mV,  $R_{HYST} = 150$ k $\Omega$ , and input overdrive = 50mV, unless otherwise noted.






At  $T_A = 25^{\circ}$ C,  $V_{CC} - V_{EE} = 2.5$ V to 5V,  $V_{CM} = 300$ mV,  $R_{HYST} = 150$ k $\Omega$ , and input overdrive = 50mV, unless otherwise noted.



Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated

At  $T_A = 25^{\circ}$ C,  $V_{CC} - V_{EE} = 2.5$ V to 5V,  $V_{CM} = 300$ mV,  $R_{HYST} = 150$ k $\Omega$ , and input overdrive = 50mV, unless otherwise noted.






At  $T_A$  = 25°C,  $V_{CC}$  -  $V_{EE}$  = 2.5V to 5V,  $V_{CM}$  = 300mV,  $R_{HYST}$  = 150k $\Omega$ , and input overdrive = 50mV, unless otherwise noted.



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

At  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} - V_{EE} = 2.5\text{V}$  to 5V,  $V_{CM} = 300\text{mV}$ ,  $R_{HYST} = 150\text{k}\Omega$ , and input overdrive = 50mV, unless otherwise noted.






## 6 Detailed Description

### 6.1 Overview

The TLV1H103-SEP is a high-speed comparator with single-ended (push-pull) output stage. The fast response time of this comparator is well suited for applications that require narrow pulse width detection or high toggle frequencies. The TLV1H103-SEP is available in a 6-pin SOT-23 package.

### **6.2 Functional Block Diagram**



## **6.3 Feature Description**

The TLV1H103-SEP is a single channel, high speed comparator with a typical propagation delay of 2.5ns and a push-pull output. The minimum pulse width detection capability is 1.5ns and the typical toggle rate is 325MHz. This comparator is well-suited for distance measurement applications that utilize a time-of-flight architecture as well as systems that suffer from capacitive loading and require data and clock recovery. In addition to high speed, the TLV1H103-SEP offers a rail-to-rail input stage capable of operating up to 300mV beyond each power supply rail combined with a maximum 7mV input offset. The TLV1H103-SEP also provides adjustable hysteresis via an external resistor for noise supression or a latching mode to hold the output of the comparators.

#### 6.4 Device Functional Modes

The TLV1H103-SEP has two modes of operation. The first is an active mode where the output reflects the condition at the inputs when an external resistor is connected to ground on the  $\overline{\text{LE}}/\text{HYS}$  pin. The resistor value creates a specified amount of internal hysteresis for the comparator without requiring external, positive feedback. The second is a latch mode where the output is held at the last active state when the  $\overline{\text{LE}}/\text{HYS}$  pin is pulled low. The TLV1H103-SEP returns to active mode after a short delay when the pin is pulled high.

#### 6.4.1 Inputs

The TLV1H103-SEP features an input stage capable of operating 300mV below negative power supply (ground) and 300mV beyond the positive supply voltage, allowing for zero cross detection and maximizing input dynamic range given a certain power supply. The input stages are protected from conditions where the voltage on either pin exceeds this level by internal ESD protection diodes to VCC and VEE. An external resistor must be used to limit the current to less than 10mA to avoid damaging the inputs when exceeding the recommended input voltage range.

#### 6.4.2 Push-Pull (Single-Ended) Output

The TLV1H103-SEP output has excellent drive capability and is designed to connect directly to CMOS logic input devices. Likewise, the comparator output stage is capable of driving capacitive loads. Transient performance parameters in the Electrical Characteristics Tables and Typical Characteristics section are for a load of 5pF, corresponding to a standard CMOS load. Device performance for larger capacitive loads can be found in the typical performance curves titled Propagation Delay vs Load Capacitance. For maximum speed and performance, output load capacitance must be minimized.

## 6.4.3 Known Startup Condition

The TLV1H103-SEP have a Power-on-Reset (POR) circuit which provides system designers a known start-up condition for the output of the comparators. When the power supply (VCC) is ramping up or ramping down, the POR circuit is active when VCC is below  $V_{POR}$ . When active, the POR circuit holds the output low at VEE. When VCC is greater than or equal to  $V_{POR}$  as stated in Electrical Characteristics , the comparator output reflects the state of the input pins.

Figure 6-1 shows how the TLV1H103-SEP output respond for VCC rising. The input is configured with a logic high input to highlight the transition from the POR circuit control (logic low output) to a standard comparator operation where the output reflects the input condition. Note how the output goes high when VCC reaches 2.1V.



Figure 6-1. TLV1H103-SEP Output for VCC Rising

## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant the accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing end equipment design implementation to confirm system functionality.

## 7.1 Application Information

#### 7.1.1 Adjustable Hysteresis

As a result of a comparator's high open loop gain, there is a small band of input differential voltage where the output can toggle back and forth between "logic high" and "logic low" states. This can cause design challenges for inputs with slow rise and fall times or systems with excessive noise. These challenges can be overcome by adding hysteresis to the comparator.

The TLV1H103-SEP has a  $\overline{\text{LE}}/\text{HYS}$  pin that can be used to increase the internal hysteresis of the comparator. To change the internal hysteresis of the comparator, connect a single resistor as shown in the adjusting hysteresis figure between the  $\overline{\text{LE}}/\text{HYS}$  pin and VEE. A curve of hysteresis versus resistance is provided below to provide guidance in setting the desired amount of hysteresis.




Figure 7-1. Adjustable Hysteresis using External Resistor




Figure 7-2. Adjustable Hysteresis using External Voltage




Figure 7-3. Hysteresis vs.  $R_{HYS}$  at  $V_{CC}$  = 5V




Figure 7-4. Hysteresis vs.  $V_{HYS}$  at  $V_{CC} = 5V$ 

To provide adjustable hysteresis, an external 0.7V to 1.2V voltage, such as from a DAC, can be forced into the  $\overline{\text{LE}}/\text{HYST}$  pin, as shown in Figure 7-2 and Figure 7-4. The  $\overline{\text{LE}}/\text{HYST}$  pin can be internally modeled as a 40k resistor in series with a 1.25V source to VEE, so any driving circuitry must be able to sink up to 32uA. Note that the output goes into latch when  $\overline{\text{LE}}/\text{HYST}$  is  $\leq$  400mV, or go into shutdown when  $\geq$  1.25V.

#### 7.1.2 Capacitive Loads

Under reasonable capacitive loads, the device maintains specified propagation delay (see Typical Characteristics). However, excessive capacitive loading under high switching frequencies can increase supply current, propagation delay, or induce decreased slew rate.

## 7.1.3 Latch Functionality

The latch pin for the TLV1H103-SEP holds the output state of the device when the voltage at the  $\overline{\text{LE}}/\text{HYS}$  pin is a logic low. This is particularly useful when the output state is intended to remain unchanged. An important consideration of the latch functionality is the latch hold and setup times. Latch hold time is the minimum time required (after the latch pin is asserted) for properly latching the comparator output. Likewise, latch setup time is defined as the time that the input must be stable before the latch pin is asserted low. The figure below illustrates when the input can transition for a valid latch. Note that the typical setup time in the EC table is negative; this is due to the internal trace delays of the  $\overline{\text{LE}}/\text{HYS}$  pin relative to the input pin trace delays. A small delay ( $t_{PL}$ ) in the output response is shown below when the TLV1H103-SEP exits a latched output stage.




Figure 7-5. Input Change Properly Latched




Figure 7-6. Latch Disable with Input Change



## 7.2 Typical Application

### 7.2.1 Implementing Adjustable Hystseresis

A comparator may produce "chatter" (multiple transitions) at the output when there are noise or signal variations around the reference threshold; this causes the output to change states in rapid random successions as the comparator input goes above and below the threshold of the reference. This usually occurs when the input signal is moving very slowly across the switching threshold of the comparator. This problem can be prevented by using the internal hysteresis feature of the TLV1H103-SEP.

The TLV1H103-SEP has a  $\overline{\text{LE}}/\text{HYS}$  pin that allows for variable internal hysteresis depending on the resistor value connected between the pin and VEE, where increasing the resistance decreases the hysteresis to a minimum level.

### 7.2.1.1 Design Requirements


For this design, follow these design requirements.


Table 7-1. Design Parameters

PARAMETER	VALUE
Supply Voltage (V <sub>CC</sub> )	5V
V <sub>REF</sub>	2.5V
V <sub>HYS</sub>	30mV
Lower Threshold (V <sub>L</sub> )	2.485V
Upper Threshold (V <sub>H</sub> )	2.515V

#### 7.2.1.2 Detailed Design Procedure

The hysteresis vs. resistance curve (Figure 8-2) is used as guidance to set the desired amount of hysteresis.








Figure 7-8. Setting the Hysteresis using a Resistor using the TLV1H103-SEP

Figure 8-2 shows that for a 30mV hysteresis, a 150k $\Omega$  resistor must be placed from the  $\overline{\text{LE}}/\text{HYS}$  pin to VEE, as shown in Figure 7-8.

Also possible is to use an external voltage to dynamically program the  $V_{HYST}$ . Please see the Adjustable Hysteresis section for more details.

#### 7.2.1.3 Application Curve




Figure 7-9. Hysteresis Transfer Curve using TLV1H103-SEP

## 7.2.2 Optical Receiver

The TLV1H103-SEP can be used in conjunction with a high performance amplifier such as the OPA858 to create an optical receiver as shown in the figure below. The photodiode is connected to a bias voltage and is being driven with a pulsed laser. The OPA858 takes the current conducting through the diode and translates the current into a voltage for a high speed comparator to detect. The TLV1H103-SEP then outputs the proper output level according to the threshold set  $(V_{REF})$ .




Figure 7-10. Optical Receiver


#### 7.2.3 Over-Current Latch Condition

When the design is required to detect a brief over-current condition, the latching feature of the TLV1H103-SEP can be utilized. By latching the comparator output, the MCU does not miss the over-current occurrence. The circuit below shows one way to implement the latching function.

When an over-current condition is detected by the TLV1H103-SEP, the output transitions high. The occurrence of the output going high coupled with a logic high from the RESET signal from the MCU creates a logic low signal at the output of the 2-channel NAND gate. This causees the output of the TLV1H103-SEP to be held in a logic high state (latched), thus allowing the MCU to detect the fault condition regardless of how narrow the over-current condition persists. The addition of the NAND gate also provides a means of clearing the latch state of the comparator once the MCU is done processing the event. This is accomplished by the MCU passing a logic low state to the NAND input causing the  $\overline{\text{LE}}/\text{HYS}$  pin of the comparator to be returned to a logic high state. The latched status is cleared and the TLV1H103-SEP output can continue to track the status of the input pins.

Over-Current Latched Output Circuit





#### 7.2.4 External Trigger Function

Below is a typical configuration for creating an external trigger signal. The user adjusts the trigger level, and a DAC converts this trigger level to a voltage the TLV1H103-SEP can use as a reference. The input voltage is then compared to the trigger reference voltage, and the TLV1H103-SEP sends an LVDS signal to a downstream FPGA to begin a capture.




Figure 7-11. External Trigger Function

## 7.3 Power Supply Recommendations

The TLV1H103-SEP is designed for operation from 2.4V to 5.5V. While most applications require single supply operation where VEE is connected to the ground and VCC is connected to the intended power supply level, the comparators can also be operated with split supplies. One caution when using split supplies is that the output logic levels are determined by the VCC and VEE levels. For example, if split supplies of  $\pm 1.5$  vare used, the output levels are 2.5V and  $\pm 1.5$  vare used, the logic level of the  $\pm 1.5$  vare used to VEE. This means that the external hysteresis resistor or voltage source on the TLV1H103-SEP needs to be connected between the LE/HYS pin and VEE (not to ground) for proper operation.

Regardless of single supply or split supply operation, proper decoupling capacitors are required. TI recommends using a scheme of multiple, low-ESR ceramic capacitors from the supply pins to the ground plane for optimum performance. A good combination is 100pF, 10nF, and 1uF with the lowest value capacitors closest to the comparator.

### 7.4 Layout

## 7.4.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, adhere to the following layout guidelines.

- 1. Use a printed-circuit-board (PCB) with a good, unbroken, low-inductance ground plane. Proper grounding (use of a ground plane) helps maintain specified device performance.
  - Likewise, high performance board materials such as Rogers or high speed FR4 is also recommended.
- 2. Place a decoupling capacitor (100pF ceramic, surface-mount capacitor) between V<sub>CC</sub> and
  - V<sub>EE</sub> as close to the device as possible. Using multiple bypass capacitors in different decade ranges such as 100pF, 100nF, and 1µF provides the best noise reduction across frequency ranges.
- 3. On the inputs and the output, keep lead lengths as short and minimize capacitive coupling to the traces by having a keepout area around the traces that is 3x the width of the traces. Also recommended is to keep input traces away from the output traces.

4. Solder the device directly to the PCB rather than using a socket.

## 7.4.2 Layout Example




Figure 7-12. TLV1H103-SEP Layout Example



## 8 Documentation Support

## 8.1 Related Documentation

TLV1H103-SEP Single-Event Latch-Up (SEE) Radiation Report (SLOK017)

TLV1H103-SEP Total Ionizing Dose (TID) Report (SLOK018)

TLV1H103-SEP Neutron Displacement Damage Characterization (NDD) (SBOK088)

TLV1H103-SEP Production Flow and Reliability Report (SLOK021)

Quality Conformance Inspection (QCI) Website - Lot testing results for TI Military and Space Products

### 8.1.1 Development Support

LIDAR Pulsed Time of Flight Reference Design (TIDA-00663)

## 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

DATE	REVISION	NOTES
August 2024	*	Initial release.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 25-Nov-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1H103MDBVTSEP	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	T103	Samples
V62/22606-01XE	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		T103	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 25-Nov-2024



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated