











TLV333, TLV2333, TLV4333

SBOS751 - DECEMBER 2015

TLVx333 2-μV V_{OS}, 0.02-μV/°C, 17-μA, CMOS Operational Amplifiers **Zero-Drift Series**

Features

Unmatched Price Performance

Low Offset Voltage: 2 µV Zero Drift: 0.02 µV/°C

Low Noise: 1.1 μ V_{PP}, 0.1 Hz to 10 Hz

Quiescent Current: 17 µA Supply Voltage: 1.8 V to 5.5 V


Rail-to-Rail Input/Output Internal EMI Filtering

microSize Packages: SOT23, SC70

Applications

- **Battery-Powered Instruments**
- **Temperature Measurements**
- **Transducer Applications**
- **Electronic Scales**
- Medical Instrumentation
- Handheld Test Equipment
- **Current Sense**

0.1-Hz to 10-Hz Noise



3 Description

The TLVx333 series of CMOS operational amplifiers offer precision performance at a very competitive price. These devices are members of the zero-drift family of amplifiers that uses a proprietary autocalibration technique to simultaneously provide low offset voltage (15 µV, max) and near-zero drift over time and temperature at only 28 µA (max) of quiescent current. The TLVx333 family features railto-rail input and output in addition to near-flat 1/f noise, making this amplifier ideal for many applications and much easier to design into a system. These devices are optimized for low-voltage operation as low as 1.8 V (±0.9 V) and up to 5.5 V (±2.75 V).

The TLV333 (single version) is available in the SC70-5, SOT23-5, and SOIC-8 packages. The TLV2333 (dual version) is offered in VSSOP-8 and SOIC-8 packages. The TLV4333 is offered in the standard SOIC-14 and TSSOP-14 packages. All versions are specified for operation from -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SOIC (8)	4.90 mm × 3.91 mm			
TLV333	SOT-23 (5)	2.90 mm × 1.60 mm			
	SC70 (5)	2.00 mm × 1.25 mm			
TLV2333	SOIC (8)	4.90 mm x 3.91 mm			
1LV2333	VSSOP (8)	3.00 mm × 3.00 mm			
TI \/4222	SOIC (14)	8.65 mm × 3.91			
TLV4333	TSSOP (14)	5.00 mm × 4.40 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Features 1	8.3 Feature Description	12
2	Applications 1	8.4 Device Functional Modes	14
3	Description 1	9 Application and Implementation	15
4	Revision History2	9.1 System Examples	15
5	Device Comparison Table3	10 Power Supply Recommendations	16
6	Pin Configuration and Functions3	11 Layout	16
7	Specifications6	11.1 Layout Guidelines	16
•	7.1 Absolute Maximum Ratings	11.2 Layout Example	17
	7.2 ESD Ratings	12 Device and Documentation Support	18
	7.3 Recommended Operating Conditions	12.1 Device Support	18
	7.4 Thermal Information: TLV333	12.2 Documentation Support	18
	7.5 Thermal Information: TLV23337	12.3 Related Links	18
	7.6 Thermal Information: TLV43337	12.4 Community Resources	18
	7.7 Electrical Characteristics: V _S = 1.8 V to 5.5 V 8	12.5 Trademarks	
	7.8 Typical Characteristics9	12.6 Electrostatic Discharge Caution	18
8	Detailed Description 12	12.7 Glossary	19
	8.1 Overview	13 Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram 12	Information	19
	-		

4 Revision History

DATE	REVISION	NOTES
December 2015	*	Initial release.




5 Device Comparison Table


	NO. OF	PACKAGE-LEADS					
DEVICE	CHANNELS	SOIC	SOT23	SC70	VSSOP	TSSOP	
TLV333	1	8	5	5	_	_	
TLV2333	2	8	_	_	8	_	
TLV4333	4	14	_	_	_	14	

6 Pin Configuration and Functions










D Package: TLV333 8-Pin SOIC Top View




(1) NC denotes no internal connection.

Pin Functions: TLV333

	PI	IN				
		NO.		1/0	DESCRIPTION	
NAME	DBV (SOT23)	DCK (SC70)	D (SOIC)			
-IN	4	3	2	I	Inverting input	
+IN	3	1	3	I	Noninverting input	
NC	_		1, 5, 8	_	No internal connection (can be left floating)	
OUT	1	4	6	0	Output	
V-	2	2	4	_	Negative (lowest) power supply	
V+	5	5	7	_	Positive (highest) power supply	

D Package: TLV2333 8-Pin SOIC, VSSOP Top View




Pin Functions: TLV2333


	PIN		DESCRIPTION	
	NO.	1/0		
NAME	D (SOIC, VSSOP)			
-IN A	2	1	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	ı	Inverting input, channel B	
+IN B	5	ı	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V-	4	_	Negative (lowest) power supply	
V+	8	_	Positive (highest) power supply	



D Package: TLV4333 14-Pin SOIC Top View



PW Package: TLV4333 14-Pin TSSOP Top View



Pin Functions: TLV4333

	PIN				
NAME	N	IO.	I/O	DESCRIPTION	
NAME	D (SOIC)	PW (TSSOP)			
–IN A	2	2	I	Inverting input, channel A	
+IN A	3	3	I	Noninverting input, channel A	
–IN B	6	6	I	Inverting input, channel B	
+IN B	5	5	I	Noninverting input, channel B	
-IN C	9	9	I	Inverting input, channel C	
+IN C	10	10	I	Noninverting input, channel C	
-IN D	13	13	I	Inverting input, channel D	
+IN D	12	12	I	Noninverting input, channel D	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
OUT C	8	8	0	Output, channel C	
OUT D	14	14	0	Output, channel D	
V-	11	11	_	Negative (lowest) power supply	
V+	4	4	_	Positive (highest) power supply	

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	$V_{S} = (V+) - (V-)$		7	V
Cignal input pina (2)	Voltage	(V-) -0.3	(V+) + 0.3	V
Signal input pins ⁽²⁾	Current	-10	10	mA
Output short-circuit (3)		Conti	nuous	
	Operating	-40	150	
Temperature	Junction		150	°C
	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Floatroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	\/
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _S Su	upply voltage	1.8	5.5	V
Sp	pecified temperature range	-40	125	°C

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be current limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information: TLV333

			TLV333			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBV (SOT23)	DCK (SC70)	UNIT	
		8 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	140.1	220.8	298.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	89.8	97.5	65.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	80.6	61.7	97.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	28.7	7.6	0.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	80.1	61.1	95.5	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Thermal Information: TLV2333

		TLV		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	124.0	180.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.7	48.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.4	100.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	18.0	2.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	63.9	99.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.6 Thermal Information: TLV4333

		TLV	TLV4333				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT			
		14 PINS	14 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.8	120.8	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	70.7	34.3	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	59.5	62.8	°C/W			
ΨЈТ	Junction-to-top characterization parameter	11.6	1.0	°C/W			
ΨЈВ	Junction-to-board characterization parameter	37.7	56.5	°C/W			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TLV333 TLV2333 TLV4333

ISTRUMENTS

7.7 Electrical Characteristics: $V_S = 1.8 \text{ V to } 5.5 \text{ V}$

at $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to mid-supply, and $V_{CM} = V_{OUT} = \text{mid-supply}$ (unless otherwise noted)


	$^{\circ}$ C, R _L = 10 k Ω connected to mid-si PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	/OLTAGE					
Vos	Input offset voltage ⁽¹⁾	V _S = 5 V		2	15	μV
dV _{OS} /dT	V _{OS} vs temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.02		μV/°C
PSRR	V _{OS} vs power supply	V _S = 1.8 V to 5.5 V		1	8	μV/V
	Long-term stability ⁽²⁾			1 ⁽²⁾		μV
	Channel separation, dc			0.1		μV/V
INPUT BIA	AS CURRENT		•			
I _B	Input bias current			±70		pA
	Input bias current over temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±150		pA
Ios	Input offset current			±140		pА
NOISE						
e _n	Input voltage noise density	f = 1 kHz		55		nV/√ Hz
	lanut valtana naina	f = 0.01 Hz to 1 Hz		0.3		/
	Input voltage noise	f = 0.1 Hz to 10 Hz	1.1			μV _{PP}
i _n	Input current noise	f = 10 Hz		100		fA/√ Hz
INPUT VO	LTAGE RANGE					
V_{CM}	Common-mode voltage range		(V-) - 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V$	102	115		dB
INPUT CA	PACITANCE				·	
	Differential			2		
	Common-mode			4		pF
OPEN-LO	OP GAIN	•	•		•	
A _{OL}	Open-loop voltage gain	(V-) + 0.1 V< V _O < (V+) - 0.1 V	102	130		dB
FREQUEN	ICY RESPONSE				·	
GBW	Gain-bandwidth product	C _L = 100 pF		350		kHz
SR	Slew rate	G = 1		0.16		V/µs
OUTPUT			•			
	Voltage output swing from rail	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		30	70	mV
I _{SC}	Short-circuit current			±5		mA
C _L	Capacitive load drive		See Typica	al Charact	eristics	
Z _O	Open-loop output impedance	f = 350 kHz, I _O = 0 mA		2		kΩ
POWER S	UPPLY		•			
Vs	Specified voltage range		1.8		5.5	V
IQ	Quiescent current per amplifier	$I_O = 0$ mA, $T_A = -40$ °C to +125°C		17	28	μΑ
	Turn-on time	V _S = 5 V		100		μs
TEMPERA	TURE RANGE				<u>"</u>	
	Specified range		-40		125	°C
	Operating range		-40		150	°C
	Storage range		-65		150	°C

Specified by design and characterization. Amplifiers are 100% production screened at 25°C to reduce defective units. 300-hour life test at 150°C demonstrated randomly distributed variation of approximately 1 μ V.

www.ti.com

7.8 Typical Characteristics


at $T_A = 25$ °C, $C_L = 0$ pF, $R_L = 10$ k Ω connected to mid-supply, $V_{CM} = V_{OUT} =$ mid-supply (unless otherwise noted)




www.ti.com

NSTRUMENTS

Typical Characteristics (continued)










Figure 7. Input Bias Current vs Temperature

Figure 8. Quiescent Current vs Temperature










Figure 9. Large-Signal Step Response

Figure 10. Small-Signal Step Response









Figure 11. Positive Overvoltage Recovery

Figure 12. Negative Overvoltage Recovery



Typical Characteristics (continued)

at $T_A = 25^{\circ}C$, $C_L = 0$ pF, $R_L = 10$ k Ω connected to mid-supply, $V_{CM} = V_{OUT} =$ mid-supply (unless otherwise noted)







Figure 13. Settling Time vs Closed-Loop Gain

Figure 14. Small-Signal Overshoot vs Load Capacitance






Figure 15. 0.1-Hz to 10-Hz Noise

Figure 16. Current and Voltage Noise Spectral Density vs Frequency




Figure 17. Input Bias Current vs Input Differential Voltage




Detailed Description

8.1 Overview

The TLVx333 series of low-cost operational amplifiers are unity-gain stable and free from unexpected output phase reversal. These devices use a proprietary auto-calibration technique to provide low offset voltage and very low drift over time and temperature. The TLVx333 family also offers rail-to-rail input and output and near-flat 1/f noise. These features make this series of op amps ideal for many applications and much easier to design into a wide variety of systems.

8.2 Functional Block Diagram



8.3 Feature Description

The TLV333, TLV2333, and TLV4333 are unity-gain stable, precision operational amplifiers free from unexpected output phase reversal. The use of proprietary zero-drift circuitry gives the benefit of low input offset voltage over time and temperature, as well as lowering the 1/f noise component. As a result of the high PSRR, these devices work well in applications that run directly from battery power without regulation. The TLV333 family is optimized for low-voltage, single-supply operation. These miniature, high-precision, low quiescent current amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the supplies and a rail-to-rail output that swings within 100 mV of the supplies under normal test conditions. The TLV333 series are precision amplifiers for cost-sensitive applications.

8.3.1 Operating Voltage

The TLV333 series op amps can be used with single or dual supplies from an operating range of $V_S = 1.8 \text{ V}$ (±0.9 V) up to 5.5 V (±2.75 V). Supply voltages greater than 7 V can permanently damage the device; see the Absolute Maximum Ratings table. Key parameters that vary over the supply voltage or temperature range are listed in the *Typical Characteristics* section.




Feature Description (continued)

8.3.2 Input Voltage

The TLV333, TLV2333, and TLV4333 input common-mode voltage range extends 0.1 V beyond the supply rails. The TLV333 is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Typically, input bias current is approximately 200 pA; however, input voltages that exceed the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor, as shown in Figure 18.



NOTE: A current-limiting resistor required if the input voltage exceeds the supply rails by ≥ 0.3 V.

Figure 18. Input Current Protection

8.3.3 Internal Offset Correction

The TLV333, TLV2333, and TLV4333 op amps use an auto-calibration technique with a time-continuous, 125-kHz op amp in the signal path. This amplifier is zero-corrected every 8 μ s using a proprietary technique. Upon power-up, the amplifier requires approximately 100 μ s to achieve specified V_{OS} accuracy. This design has no aliasing or flicker noise.

8.3.4 Achieving Output Swing to the Op Amp Negative Rail

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good single-supply op amp can swing close to single-supply ground, but does not reach ground. The output of the TLV333, TLV2333, and TLV4333 can be made to swing to ground, or slightly below, on a single-supply power source. This swing to ground requires the use of another resistor and an additional, more negative, power supply than the op amp negative supply. Connect a pull-down resistor between the output and the additional negative supply to pull the output down below the value that the output can otherwise achieve, as shown in Figure 19.




Figure 19. For V_{OUT} Range to Ground

Feature Description (continued)

The TLV333, TLV2333, and TLV4333 have an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The TLV333, TLV2333, and TLV4333 are characterized to perform with this technique; the recommended resistor value is approximately 20 k Ω . Note that this configuration increases the current consumption by several hundreds of microamps. Accuracy is excellent down to 0 V and as low as –2 mV. Limiting and nonlinearity occur below –2 mV, but excellent accuracy returns when the output is again driven above –2 mV. Lowering the resistance of the pull-down resistor allows the op amp to swing even further below the negative rail. Resistances as low as 10 k Ω can be used to achieve excellent accuracy down to –10 mV.

8.3.5 Input Differential Voltage

The typical input bias current of the TLV333 during normal operation is approximately 200 pA. In overdriven conditions, the bias current can increase significantly (see Figure 17). The most common cause of an overdriven condition occurs when the op amp is outside of the linear range of operation. When the output of the op amp is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with 10-k Ω electromagnetic interference (EMI) filter resistors to create the equivalent circuit shown in Figure 20. Notice that the input bias current remains within specification within the linear region.




Figure 20. Equivalent Input Circuit

8.3.6 EMI Susceptibility and Input Filtering

Operational amplifiers vary in their susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The TLV333 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 8 MHz (–3 dB), with a roll-off of 20 dB per decade.

8.4 Device Functional Modes

The TLV333 devices have a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V (±0.9 V) and 5.5 V (±2.75 V).



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 System Examples

Figure 21 shows the basic configuration for a bridge amplifier.

A low-side current shunt monitor is shown in Figure 22.





Figure 21. Single Op Amp Bridge Amplifier



NOTE: 1% resistors provide adequate common-mode rejection at small ground-loop errors.

Figure 22. Low-Side Current Monitor

 R_N are operational resistors used to isolate the ADS1100 from the noise of the digital I^2C bus. Because the ADS1100 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is not required, and the 5-V power supply is sufficiently stable, the REF3130 can be omitted.

Figure 23 shows the TLV333 in a typical thermistor circuit.




Figure 23. Thermistor Measurement

Product Folder Links: TLV333 TLV2333 TLV4333



10 Power Supply Recommendations

The TLV333 is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from –40°C to +125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

11 Layout

11.1 Layout Guidelines

11.1.1 General Layout Guidelines

Attention to good layout practice is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1-µF capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and to provide benefits such as reducing the electromagnetic interference (EMI) susceptibility.


For lowest offset voltage and precision performance, circuit layout and mechanical conditions must be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield op amp and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1 μ V/°C or higher, depending on materials used.



11.2 Layout Example






Figure 24. Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

For development support on this product, see the following:

- High-Side V-I Converter, 0 V to 2 V to 0 mA to 100 mA, 1% Full-Scale Error, TIPD102
- Low-Level V-to-I Converter Reference Design, 0-V to 5-V Input to 0-μA to 5-μA Output, TIPD107
- 18-Bit, 1-MSPS, Serial Interface, microPower, Truly-Differential Input, SAR ADC, ADS8881
- Very Low-Power, High-Speed, Rail-To-Rail Input/Output, Voltage Feedback Operational Amplifier, THS4281
- Data Acquisition Optimized for Lowest Distortion, Lowest Noise, 18-bit, 1-MSPS Reference Design, TIPD115
- Self-Calibrating, 16-Bit Analog-to-Digital Converter, ADS1100
- 20-ppm/Degrees C Max, 100-μA, SOT23-3 Series Voltage Reference, REF3130

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

- QFN/SON PCB Attachment, SLUA271
- Quad Flatpack No-Lead Logic Packages, SCBA017

12.3 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV333	Click here	Click here	Click here	Click here	Click here
TLV2333	Click here	Click here	Click here	Click here	Click here
TLV4333	Click here	Click here	Click here	Click here	Click here

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



www.ti.com

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2015, Texas Instruments Incorporated

www.ti.com 29-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2333IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	12Z6	Samples
TLV2333IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	12Z6	Samples
TLV2333IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV233	Samples
TLV333IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	12YD	Samples
TLV333IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	12YD	Samples
TLV333IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	12B	Samples
TLV333IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	12B	Samples
TLV333IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV333	Samples
TLV4333IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4333	Samples
TLV4333IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4333	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 29-Dec-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 29-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2333IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2333IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2333IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV333IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV333IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV333IDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
TLV333IDCKT	SC70	DCK	5	250	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
TLV333IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4333IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV4333IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 29-Dec-2024



*All dimensions are nominal

annondione are nonlina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2333IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV2333IDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
TLV2333IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV333IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV333IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV333IDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
TLV333IDCKT	SC70	DCK	5	250	210.0	185.0	35.0
TLV333IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV4333IDR	SOIC	D	14	2500	356.0	356.0	35.0
TLV4333IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated