

[TMP4718](https://www.ti.com/product/TMP4718) [SBOSA41A](https://www.ti.com/lit/pdf/SBOSA41) – MAY 2023 – REVISED SEPTEMBER 2023

TMP4718 High-Accuracy Remote and Local Temperature Sensor with Pin-Programmable Alert Thresholds

1 Features

TEXAS

INSTRUMENTS

- Supply range: 1.62 V to 5.5 V
- Wide operating range: –40°C to 125°C
- Remote channel accuracy: 1°C
	- Resolution: 0.125°C
- Local channel accuracy: 1°C
	- Resolution: 1°C
- Support I²C and SMBus interface
- Low power consumption
- Remote diode fault detection
- Programmable digital filter
- Series resistance cancellation
- Programmable ALERT and T_CRIT limits – Fault queue for debounce
- Adjustable default power-up limits (high temperature) for ALERT and T_CRIT
- 1.2-V logic compatible input thresholds independent of supply

2 Applications

- [Standard notebook PC](https://www.ti.com/solution/standard-notebook-pc)
- [Rack server motherboard](https://www.ti.com/solution/rack-server-motherboard)
- [Smart network interface card \(NIC\)](https://www.ti.com/solution/smart-network-interface-card-nic)
- [Small cell base station](https://www.ti.com/solution/small-cell-base-station)
- [Baseband unit \(BBU\)](https://www.ti.com/solution/baseband-unit-bbu)
- [Software defined radio](https://www.ti.com/solution/software-defined-radio)
- FPGA Temperature Monitoring

3 Description

The TMP4718 is a high accuracy 1°C temperature sensor with one local integrated sensor and a remote temperature sensor input that can be connected to a diode-connected transistor, such as the popular MMBT3904 NPN transistor, to replace traditional thermistors or thermocouples. The remote input can also be connected to a substrate thermal transistor or diode integrated inside microprocessors, microcontrollers, or FPGAs to monitor the die temperature of the IC.

The TMP4718 supports I2C and SMBus communication with logic levels down to 0.8V regardless of main supply rail. This enables interoperability with low voltage 1.2V MCUs without needing a secondary low voltage supply. The TMP4718 includes the Series Resistance Cancellation feature to automatically eliminate temperature errors caused by series resistance of up to 1 kΩ, allowing for greater flexibility routing to thermal diodes. The programmable offset feature allows the device to report offset-adjusted temperature data based on pre-calibrated data in specific user environments. Measurements can be done automatically with programmable conversion period, or with one-shot conversion triggered by an I ²C command.

The TMP4718A and TMP4718B offer the same function but different SMBus or ²C device addresses. This allows the system to support two sensors on the same bus.

Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length \times width) is a nominal value and includes pins, where applicable.

[TMP4718](https://www.ti.com/product/TMP4718) [SBOSA41A](https://www.ti.com/lit/pdf/SBOSA41) – MAY 2023 – REVISED SEPTEMBER 2023 **www.ti.com**

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Device Comparison

Table 5-1. Device Comparison

DEVICE	7-BIT I ² C ADDRESS	
	HEX	BINARY
TMP4718ADGKR	0x4C	1001100'b
TMP4718BDGKR	0x4D	1001101'b

6 Pin Configuration and Functions

Figure 6-1. DGK Package 8-Pin VSSOP (Top View)

Pin Functions

(1) $I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.$

7 Specifications

7.1 Absolute Maximum Ratings

Over free-air temperature range unless otherwise noted⁽¹⁾

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note, [SPRA953](https://www.ti.com/lit/pdf/spra953).

7.5 Electrical Characteristics

Over free-air temperature range and V_{DD} = 1.62 V to 5.5 V (unless otherwise noted); Typical specifications are at T_A = 25 °C and $\rm V_{DD}$ = 3.3 V (unless otherwise noted)

Over free-air temperature range and V_{DD} = 1.62 V to 5.5 V (unless otherwise noted); Typical specifications are at T_A = 25 °C and V_{DD} = 3.3 V (unless otherwise noted)

(1) Repeatability is the ability to reproduce a reading when the measured temperature is applied consecutively, under the same conditions.

(2) Quiescent current between conversions in continuous conversion mode

(3) Refer to *[Device Initialization, Resistor Decoding, and Default Temperature Conversion](#page-11-0)* for additional details

7.6 I ²C Interface Timing

minimum and maximum specifications are over –40 °C to 125 °C and V_{DD} = 1.62 V to 5.5 V (unless otherwise noted)⁽¹⁾

(1) The controller and target have the same I/O supply value. Values are based on statistical analysis of samples tested during initial release.

(2) The TMP4718 is equipped with a 50-ns spike filter on both SCL and SDA lines. The filter allows the device to be used alongside I3C devices without impacting the communcation.

(3) The maximum t_(HDDAT) can be 3.45 µs and 0.9 µs for Standard Mode and Fast Mode, but must be less than the maximum of t_(VDAT) by a transition time.

(4) $t_{(VDAT)}$ = time for data signal from SCL LOW to SDA output (HIGH to LOW, depending on which is worse).

Figure 7-1. Two-Wire Timing Diagram

7.8 Typical Characteristics

at T_A = 25°C and V_{DD} = 3.3 V (unless otherwise noted)

7.8 Typical Characteristics (continued)

at T_A = 25°C and V_{DD} = 3.3 V (unless otherwise noted)

8 Detailed Description

8.1 Overview

The TMP4718 is a digital temperature sensor that combines a local temperature measurement channel and a remote-junction temperature measurement channel in a single 8-pin package. The device is $1²C$ and SMBus compatible and is specified over a temperature range of –40°C to 125°C. The TMP4718 includes series resistance cancellation, programmable temperature alerts, and the ability to change the default power-up \overline{T} CRIT high-temperature limits through the \overline{T} CRIT and ALERT pullup resistors.

8.2 Functional Block Diagram

Figure 8-1. Functional Block Diagram

8.3 Feature Description

8.3.1 1.2-V Logic Compatible Inputs

The device includes static input thresholds independent of supply to maintain compatibility with a 1.2-V logic ${}^{12}C$ or SMBus. This removes the need for a translator when operating with a bus voltage different from the supply voltage of the device.

8.3.2 Series Resistance Cancellation

Series resistance cancellation automatically eliminates the temperature error caused by the resistance of the routing to the remote transistor or by the resistors of the optional external low-pass filter. A total of up to 1 kΩ of series resistance can be canceled by the device, thus eliminating the need for additional characterization and temperature offset correction.

8.3.3 Device Initialization, Resistor Decoding, and Default Temperature Conversion

When V_{DD} goes above V_{POR} (power-on reset threshold), the device initiates the power-on reset (POR) sequence and starts loading default configuration settings into the device from the memory. After the device initialization is complete, the device starts the ALERT and T_CRIT pin resistors decoding sequence and loads the \overline{T} CRIT high temperature limit decoded into the device. The device then starts default local and remote temperature conversion. The converted result and corresponding output (\overline{ALERT} or \overline{T} CRIT) is asserted if the corresponding limit is crossed.

The device initialization, resistor decoding, and default conversion takes approximately 200 ms. During device initialization, the supply voltage V_{DD} shall be hold stable and above V_{POR} (falling) to avoid any device misbehavior. During resistor decoding, the resistor pullup voltage shall also be kept stable to prevent wrong threshold from getting decoded. Figure 8-2 depicts the details timing sequence for the device initialization and default temperature conversion.

Figure 8-2. Device Initialization, Resistor Decoding, and Default Temperature Conversion Timing

8.3.4 Adjustable Default T_CRIT High-Temperature Limit

The default Remote and Local \overline{T} CRIT high-temperature limits are adjustable with the use of pullup resistors on the \overline{ALERT} and \overline{T} CRIT pins. The values of the resistors are decoded within the first 50 ms after device power-up, after which the device sets the Remote and Local \overline{T} CRIT high-temperature limits. [Table 8-1](#page-12-0) shows the values of each limit. Note the following rules when choosing the resistors:

1. The value of the pullup resistors must be within 1% of the nominal value specified in the table below for proper decoding.

- 2. If no pullup resistor is connected, the decoded resistance value is the highest resistance value from the table (that is, 18.7 kΩ).
- 3. If the pin is grounded, the decoded resistance value is the lowest resistance value from the table (that is, 2 kΩ).
- 4. The ALERT and T_CRIT pins can share the same pullup resistor, resulting one of the five \overline{T} CRIT limits (77°C, 89°C, 101°C, 113°C or 125°C) to be stored in the device.
- 5. The resistor decoding scheme functions regardless of the pullup voltage on the pins.
- 6. The decoded threshold value can be overwritten by writing desired values into the THigh Crit_Remote and [THigh_Crit_Local](#page-34-0) registers.

Table 8-1. T_CRIT High-Temperature Limits

8.3.5 ALERT and T_CRIT Output

The TMP4718 ALERT and \overline{T} CRIT pins are active-low open drain outputs. The ALERT pin is asserted at the end of a conversion cycle when the measured temperature exceeds a High Alert Limit or goes below a Low Alert Limit. The \overline{T} CRIT pin is asserted at the end of a conversion cycle when the measured temperature exceeds the T_CRIT limit defined in the limit register. The \overline{ALERT} and \overline{T} CRIT pins can be used to notify the system of overtemperature or undertemperature conditions and protect from thermally induced system damages. Note the $\overline{\mathsf{ALERT}}$ and $\overline{\mathsf{T}}$ CRIT outputs are activated only when the corresponding bits are configured in the Alert Mask register.

8.3.6 Fault Queue

The device includes a fault queue feature. When enable in the register settings, the $\overline{\text{ALERT}}$ and $\overline{\text{T CRIT}}$ will only be generated if there are three consecutive temperature conversion results beyond the limits. When this feature is disabled, only one temperature conversion result beyond the limits will generate an ALERT or T_CRIT warning.

This feature only applies to the remote channel and will have no effect on the local channel. The fault queue is enabled upon device POR (that is, three successive temperature results beyond the limits triggers an ALERT or T_CRIT warning).

8.3.7 Filtering

Remote junction temperature sensors are usually implemented in a noisy environment. Noise is most often created by fast digital signals that can corrupt measurements. A digital filter is available for the remote temperature measurements to reduce the effect of noise. This filter is programmable and has two levels when enabled. Level 1 performs a moving average of four consecutive samples. Level 2 performs a moving average of eight consecutive samples. The output of the digital filter is stored in the remote temperature result register, and the temperature limits are compared to this value. The filter responses to impulse and step inputs are shown in Figure 8-3 and Figure 8-4, respectively. The filter can be enabled or disabled by programming the desired levels in register settings. The digital filter is disabled by default.

The averages are cleared after the filter is set to 00h. Filtering can be used with both continuous conversions or one-shot conversions.

In addition to the built-in digital filter of the device, TI recommends the user add an external capacitor between DP and DN pin on the remote channel. The capacitor acts as a bypass filter to help reduce high-frequency EMI noise when the device is operating in a noisy environment. The recommended optimal value for the capacitor is 470 pF and the value should not exceed 3 nF to allow proper operation of the temperature sensor.

8.3.8 One-Shot Conversions

Users can write any data to the one-shot register to trigger a manual single one-shot conversion. This allows for greater control of the device and flexibility of system implementation. This feature is only available in shutdown mode and writes to the one-shot register will have no effect in continuous conversion mode. For best performance in one shot mode, TI recommends to have the communication bus idle during temperature conversion (within t_{CONV} after a conversion is triggered).

8.4 Device Functional Modes

The device can be configured to operate in different modes of operation through the configuration register or the filter and alert mode register.

8.4.1 Interrupt and Comparator Mode

The ALERT pin of the device can be programmed into two different ALERT output modes. In the interrupt mode, the device will assert the ALERT pin if the temperature exceeds the limits set by the temperature limit registers. After the Alert Status is read and interrupt bits cleared, the ALERT pin is deasserted. In Comparator Mode, the device will assert the ALERT pin if the measured temperature exceeds the limits and clear when the temperature returns below the limits.

8.4.1.1 Interrupt Mode

When bit 0 of the Remote Diode Temperature Filter and Alert Mode Setting register is set to 0, the Alert Mode is set to Interrupt mode. In this mode, the ALERT pin is asserted at the end of a conversion cycle if the measured temperature exceeds a High Alert Limit or goes below a Low Alert Limit defined in the limit registers. In this mode, the TMP4718 will set the ALERT mask bit of the Configuration Register during a read of the Status Register if any flag in Status Register, except the ADC_Busy flag and Remote Diode Open flag, is set. This prevents the ALERT pin from triggering until the controller has reset the ALERT mask bit (write 0 to Alert_MSK bit).

The ALERT High Status flags will set at the end of a conversion cycle when the measured temperature exceeds a High Alert Limit register limit. There are separate High Limit values and status register flags for the remote and local temperature measurements. The status register flags will only set to their respective temperature measurements.

The Remote ALERT Low Status flag will set at the end of a conversion cycle when the measured remote temperature is below the Remote Low Alert Limit register limit.

The Status Register limit flags are cleared after a read command of the Status Register from the controller and will be set again at the end of a proceeding temperature conversion cycle if the measured temperature is outside the set limits.

[Figure 8-5](#page-15-0) shows the behavior of the ALERT pin and flags while in Interrupt mode.

Temperature Conversion Complete

Figure 8-5. Alert Interrupt Mode Timing Diagram

8.4.1.2 Comparator Mode

When bit 0 of the Remote Diode Temperature Filter and Alert Mode Setting register is set to 1, the Alert Mode is set to Comparator mode. In this mode, the \overline{ALERT} pin is asserted at the end of a conversion cycle if the measured temperature exceeds a High Alert Limit or goes below a Low Alert Limit defined in the limit registers. The ALERT pin deasserts at the end of proceeding conversion cycle if the measured temperature is equal to or below a High Alert limit and equal to or above a Low Alert limit defined in the limit registers.

The ALERT High Status flags will set at the end of a conversion cycle when the measured temperature exceeds a High Alert Limit register limit and clear at the end of a conversion cycle when the measured temperature is equal to or below the High Limit value. There are separate High Limit values and status register flags for the remote and local temperature measurements. The status register flags will only set or clear to the respective temperature measurements.

The Remote ALERT Low Status flag will set at the end of a conversion cycle when the measured temperature is below the Remote Low Alert Limit register limit and will clear at the end of a conversion cycle when the measured remote temperature is equal to or above the low Limit value.

Figure 8-6 shows the behavior of the ALERT pin and flags while in Comparator mode.

Temperature Conversion Complete

Figure 8-6. Alert Comparator Mode Timing Diagram

8.4.1.3 T_CRIT Output

The TMP4718 T_CRIT pin is an active-low, open-drain output which is asserted at the end of a conversion cycle when the measured temperature exceeds a T_CRIT Limit defined in the T_CRIT limit registers. The T_CRIT pin deasserts at the end of a conversion cycle if the temperature measurement is less than the $\overline{T_CRT}$ limit – T_CRIT Hysteresis. The T_CRIT Hysteresis is set in the T_CRIT Hysteresis register. A T_CRIT Status register flag is set at the end of a conversion cycle when the measured temperature exceeds a \overline{T} CRIT Limit. When the TMP4718 is set in interrupt mode, the status register flag is cleared by reading the status register. Reading the status register will set the ALERT mask bit of the Configuration Register. The ALERT mask bit does not mask the \overline{T} CRIT pin. The status register flag will continue to set after the end of a conversion cycle until the temperature measurement is below the T_CRIT limit – T_CRIT Hysteresis value or the device is reset. There are separate T_CRIT Limit values and status register flags for the remote and local temperature measurements.

Figure 8-7 shows the behavior of the \overline{T} CRIT pin and flags in interrupt mode.

Figure 8-7. T_CRIT Output Timing Diagram-Interrupt Mode

When the TMP4718 is in comparator the status register flag is only cleared at the end of a conversion cycle if temperature measurement is below the \overline{T} CRIT limit – \overline{T} CRIT Hysteresis value. The ALERT mask bit does not set after reading the status register in comparator mode. [Figure 8-8](#page-18-0) shows the behavior of the T_CRIT pin and flags in comparator mode.

Temperature Conversion Complete

Figure 8-8. T_CRIT Output Timing Diagram-Comparator Mode

8.4.2 Shutdown Mode

When the Mode bit is set to 1 in the Configuration register, the device immediately enters the low-power shutdown mode. If the device is making a temperature conversion, the device will stop the conversion and discard the partial result. In this mode, the device powers down all active circuitry and can be used in conjunction with the One Shot bit to perform temperature conversions. Engineers can use the device for battery-operated systems and other low-power consumption applications because the device typically only consumes 0.5 µA in Shutdown Mode.

Entering Shutdown Mode will not clear any active Alerts and will not deassert the $\overline{\text{ALER} \text{Tor}} \top \overline{\text{CRIT}}$ pins.

8.4.3 Continuous Conversion Mode

When the Mode bit is set to 0 in the Configuration register, the device operates in continuous conversion mode. The device continuously performs temperature conversions in this mode. The device does not wait until the end of the conversion period to update the temperature, instead the temperature result register is updated at the end of the temperature conversion. While the ADC is converting, the ADC_Busy bit is set to 1 in the Alert Status register.

Figure 8-9. Conversion Period Timing Diagram

8.5 Programming

8.5.1 Temperature Data Format

Local Temperature data is represented by a 8-bit, two's complement word with an LSB (Least Significant Bit) equal to 1°C.

Remote Temperature data is represented by an 11-bit, two's complement word with an LSB (Least Significant Bit) equal to 0.125°C.

Table 8-3. Remote Temperature Data Format

8.5.2 I ²C and SMBus Interface

The TMP4718 has a standard bidirectional I²C interface that can be configured or read by a controller. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same $1²C$ bus. Many target devices require configuration upon start-up to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. The TMP4718 includes 50-ns glitch suppression filters, allowing the device to coexist on I3C mixed bus.

The physical I2C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to a supply through a pullup resistor. The size of the pullup resistor is determined by the amount of capacitance on the I2C lines. See also the *[I2C Bus Pullup Resistor Calculation](https://www.ti.com/lit/pdf/SLVA689)* application note. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (see Figure 8-10 and [Figure 8-11\)](#page-21-0). See the *[Writes](#page-21-0)* and *[Reads](#page-22-0)* sections for detail procedures on how the controller can access the TMP4718.

Figure 8-10. Definition of Start and Stop Conditions

Byte: 1010 1010 (AAh)

Figure 8-11. Bit Transfer

8.5.3 Device Address

To communicate with the TMP4718, the controller must first address the target device through an address byte. The address byte has seven address bits and a read-write (R/W) bit that indicates the intent of executing a read or write operation. The TMP4718 offers two different target addresses based on the two different device part numbers shown below.

8.5.4 Bus Transactions

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.

The TMP4718 includes a timeout feature that will automatically reset the 1^2C state machine after the SCL line is held low for 30 ms. After the timeout the TMP4718 will wait for a new start condition to respond to I_2C communication.

8.5.4.1 Writes

To write on the I2C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/W bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the register pointer followed by the register data to the target. The controller terminates the transmission with a STOP condition.

Writes to read-only registers or register locations outside of the register map will be ignored and the TMP4718 will NACK the data the controller tries to send.

[Figure 8-12](#page-22-0) shows an example of writing a single byte write communication. TMP4718 does not support multiple byte writes.

S | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 0 | A **START** Target Address P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | A R/W ACK from Target Register Pointer (N) D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P **STOP** ACK from Target ACK from Target Data to Register N Target controls SDA line Controller controls SDA line

Figure 8-12. Write to Single Register

8.5.4.2 Reads

For a read operation, the controller sends a START condition followed by the target address with the R/W bit set to 0 (signifying a write). The target acknowledges the write request, and the controller sends the Register Pointer. After the Register Pointer, the host will initiate a restart followed by the target address with the R/W bit set to 1 (signifying a read). The controller will continue to send out clock pulses but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that the controller is ready for more data. Figure 8-13 shows an example of reading a single byte from a target register. The TMP4718 does not support multiple register reads with a single transaction.

If repeated reads from the same register are desired, the pointer register bytes do not have to be continually sent, as shown in [Figure 8-14.](#page-23-0) The TMP4718 remembers the pointer register value until the value is changed by the next write operation. Note after the device POR, the pointer address is defaulted to 0h. Therefore, the controller can read (and re-read) the [Temp_Local](#page-26-0) register content without setting the pointer value.

Figure 8-13. Read from Single Register

Figure 8-14. Repeated Read from Single Register

8.5.5 SMBus Alert Mode

When bit 0 of the Filter Alert Mode Register is set to 0, the Interrupt/ SMBus Alert mode is enabled. In this mode, the ALERT pin is asserted at the end of a conversion cycle if the measured temperature exceeds a High Alert Limit or goes below a Low Alert Limit defined in the limit registers. In this mode, the TMP4718 sets the ALERT mask bit of the Configuration Register during a read of the Status Register if any flag in Status Register, except the ADC Busy flag and Remote Diode Open flag, is set. This prevents the ALERT pin from triggering until the controller resets the \overline{ALERT} mask bit (write 0 to Alert MSK bit).

The ALERT High Status flags set at the end of a conversion cycle when the measured temperature exceeds a High Alert Limit register limit. There are separate High Limit values and status register flags for the remote and local temperature measurements. The status register flags will only set to their respective temperature measurements.

The Remote ALERT Low Status flag sets at the end of a conversion cycle when the measured remote temperature is below the Remote Low Alert Limit register limit.

The Status Register limit flags are cleared after a read command of the Status Register from the controller and are set again at the end of a proceeding temperature conversion cycle if the measured temperature is outside the set limits.

When the ALERT pin is connected to the SMBus alert line, there can be multiple devices on the same output. For the controller to resolve which target is generating an alert, the controller can send a SMBus ALERT Response Address (ARA) command. If the TMP4718 is generating an alert and an ARA command is sent, the TMP4718 sets the ALERT MASK bit in the Configuration register and send the target address to the controller. An ARA command will not clear any Status register flags.

[Figure 8-15](#page-24-0) shows the behavior of the ALERT pin and flags while in SMBus Alert mode.

Temperature Conversion Complete

Figure 8-15. Alert SMBus Mode Timing Diagram

8.6 Register Map

Table 8-4. TMP471 Registers

Table 8-5. TMP471 Access Type Codes

8.6.1 Temp_Local Register (Address = 00h) [reset = 00h]

This register stores the latest temperature conversion result in a 8-bit two's complement format with a LSB (Least Significant Bit) equal to 1°C.

Return to [Register Map](#page-25-0).

8.6.2 Temp_Remote_MSB Register (Address = 01h) [reset = 00h]

This register stores the latest temperature conversion result Most Significant Byte (MSB) in a 11-bit two's complement format with a least significant bit equal to 0.125°C.

Return to [Register Map](#page-25-0).

Figure 8-17. Temp_Remote_MSB Register

Table 8-7. Temp_Remote_MSB Register Field Descriptions

8.6.3 Alert_Status Register (Address = 02h) [reset = 00h]

This register shows the current alert status of the device.

Return to [Register Map](#page-25-0).

8.6.4 Configuration Register (Address = 03h or 09h) [reset = 05h]

This register is used to configure the operation of the device. Changes to the configuration register will disrupt an on-going conversion (except when configuring the device into Shutdown mode) and will be serviced after completion of the conversion.

Return to [Register Map](#page-25-0).

Table 8-9. Configuration Register Field Descriptions

8.6.5 Conv_Period Register (Address = 04h or 0Ah) [reset = 08h]

This register is used to configure the conversion period of the device. Setting a reserved configuration will stop conversions but not change the device mode.

Return to [Register Map](#page-25-0).

Figure 8-20. Conv_Period Register

Table 8-10. Conv_Period Register Field Descriptions

8.6.6 THigh_Limit_Local Register (Address = 05h or 0Bh) [reset = 46h]

This register is used to configure Local temperature high limit. The default value 46h corresponds to a limit setting of 70°C.

Return to [Register Map](#page-25-0).

Table 8-11. THigh_Limit_Local Register Field Descriptions

8.6.7 THigh_Limit_Remote_MSB Register (Address = 07h or 0Dh) [reset = 46h]

This register is used to configure the high alert limit for the remote channel. The default value 460h corresponds to a limit setting of 70°C.

Return to [Register Map](#page-25-0).

Figure 8-22. THigh_Limit_Remote_MSB Register

Table 8-12. THigh_Limit_Remote_MSB Register Field Descriptions

8.6.8 TLow_Limit_Remote_MSB Register (Address = 08h or 0Eh) [reset = D8h]

This register is used to configure the low alert limit for the remote channel. The default value D8h corresponds to -40° C.

Return to [Register Map](#page-25-0).

Figure 8-23. TLow_Limit_Remote_MSB Register

Table 8-13. TLow_Limit_Remote_MSB Register Field Descriptions

8.6.9 One_Shot Register (Address = 0Fh) [reset = 00h]

Write to this register to trigger a One Shot conversion in Shutdown Mode (that is, Bit 6 of the [Configuration](#page-28-0) [Register](#page-28-0) written to 1).

Return to [Register Map](#page-25-0).

Figure 8-24. One_Shot Register

Table 8-14. One_Shot Register Field Descriptions

8.6.10 Temp_Remote_LSB Register (Address = 10h) [reset = 00h]

This register contains bits Temp_Remote[2:0] of the remote temperature result.

Return to [Register Map](#page-25-0).

Figure 8-25. Temp_Remote_LSB Register

Table 8-15. Temp_Remote_LSB Register Field Descriptions

8.6.11 Remote_Offset_MSB Register (Address = 11h) [reset = 00h]

This register contains the most significant byte of the remote channel offset. Use this register to input a static offset calibration for remote temperature measurements.

Return to [Register Map](#page-25-0).

Figure 8-26. Remote_Offset_MSB Register

Table 8-16. Remote_Offset_MSB Register Field Descriptions

8.6.12 Remote_Offset_LSB Register (Address = 12h) [reset = 00h]

This register contains the least significant byte of the remote channel offset. Use this register to input a static offset calibration for remote temperature measurements.

Return to [Register Map](#page-25-0).

Figure 8-27. Remote_Offset_LSB Register

Table 8-17. Remote_Offset_LSB Register Field Descriptions

8.6.13 THigh_Limit_Remote_LSB Register (Address = 13h) [reset = 00h]

This register is used to configure the high alert limit for the remote channel.

Return to [Register Map](#page-25-0).

Figure 8-28. THigh_Limit_Remote_LSB Register

Table 8-18. THigh_Limit_Remote_LSB Register Field Descriptions

8.6.14 TLow_Limit_Remote_LSB Register (Address = 14h) [reset = 00h]

This register is used to configure the low alert limit for the remote channel.

Return to [Register Map](#page-25-0).

Figure 8-29. TLow_Limit_Remote_LSB Register

Table 8-19. TLow_Limit_Remote_LSB Register Field Descriptions

8.6.15 Alert_Mask Register (Address = 16h) [reset = 07h]

Controls which alerts are masked. Masking an alert prevents the ALERT pin from being asserted low.

Return to [Register Map](#page-25-0).

Table 8-20. Alert_Mask Register Field Descriptions

8.6.16 THigh_Crit_Remote Register (Address = 19h) [reset = XXh]

This register is used to configure the citical limit for the remote channel. The default value for this register is configured by the pull-up resistors through the \overline{ALERT} and \overline{T} CRIT pins. Note the WTC En bit in the Configuration register needs to be set to 1h before writting to this register.

Return to [Register Map](#page-25-0).

Table 8-21. THigh_Crit_Remote Register Field Descriptions

8.6.17 THigh_Crit_Local Register (Address = 20h) [reset = XXh]

This register is used to configure the critical limit for the local channel. The default value for this register is configured by the pull-up resistors through the \overline{ALERT} and \overline{T} CRIT pins. Note the WTC En bit in the Configuration register needs to be set to 1h before writing to this register.

Return to [Register Map](#page-25-0).

Figure 8-32. THigh_Crit_Local Register

Table 8-22. THigh_Crit_Local Register Field Descriptions

8.6.18 Crit_Hysteresis Register (Address = 21h) [reset = 0Ah]

This register is used to configure the critical hysteresis for both remote and local channels. The value for this register is a 5-bit integer value with a least significant bit equal to 1°C. Default value is 10°C.

Return to [Register Map](#page-25-0).

Figure 8-33. Crit_Hysteresis Register

8.6.19 Log1 Register (Address = 2Dh) [reset = 00h]

This register is available as a general purpose log register. This register will have no impact on device operation. Return to [Register Map](#page-25-0).

Figure 8-34. Log1 Register

Table 8-24. Log1 Register Field Descriptions

8.6.20 Log2 Register (Address = 2Eh) [reset = 00h]

This register is available as a general purpose log register. This register will have no impact on device operation.

Return to [Register Map](#page-25-0).

Figure 8-35. Log2 Register

Table 8-25. Log2 Register Field Descriptions

8.6.21 Log3 Register (Address = 2Fh) [reset = 00h]

This register is available as a general purpose log register. This register will have no impact on device operation.

Return to [Register Map](#page-25-0).

Table 8-26. Log3 Register Field Descriptions

8.6.22 Filter_Alert_Mode Register (Address = BFh) [reset = 00h]

This register controls the remote diode filter level and the alert mode of operation.

Return to [Register Map](#page-25-0).

Figure 8-37. Filter_Alert_Mode Register

Table 8-27. Filter_Alert_Mode Register Field Descriptions

8.6.23 Chip_ID Register (Address = FDh) [reset = 50h]

This register contains the Chip ID for identifying the device.

Return to [Register Map](#page-25-0).

Figure 8-38. Chip_ID Register

Table 8-28. Chip_ID Register Field Descriptions

8.6.24 Vendor_ID Register (Address = FEh) [reset = 60h]

This register contains the Vendor ID for identifying the device.

Return to [Register Map](#page-25-0).

Figure 8-39. Vendor_ID Register

Table 8-29. Vendor_ID Register Field Descriptions

8.6.25 Device_Rev_ID Register (Address = FFh) [reset = 91h]

This register contains the Device and Revision ID for identifying the device.

Return to [Register Map](#page-25-0).

Figure 8-40. Device_Rev_ID Register

Table 8-30. Device_Rev_ID Register Field Descriptions

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMP4718 operates with a two-wire I²C or SMBus compatible interface. The interfaces support static input thresholds independent of supply to maintain compatibility with a 1.2-V logic I²C or SMBus. The following section shows an example implementation of proper device operation.

9.2 Typical Application

Figure 9-1 depicts the completed design.

Figure 9-1. TMP4718 Design Example

9.2.1 Design Requirements

In this design example, the requirement is to design a temperature monitoring system using the TMP4718 with the MMBT3906FZ-7B as the bipolar sensing transistor. The default \overline{T} CRIT high temperature limit for this example is 99°C. Table 9-1 lists the design parameters for this application.

9.2.2 Detailed Design Procedure

The ideality factor (η) is a measured characteristic of a remote temperature sensor diode as compared to an ideal diode. Compensating for ideality factor differences is simple if the diode manufacturer specifies the n-factor in the respective data sheet. If the ideality factor of the transistor is not specified, the manufacturer may be able to provide the n-factor value by a special request.

[TMP4718](https://www.ti.com/product/TMP4718) [SBOSA41A](https://www.ti.com/lit/pdf/SBOSA41) – MAY 2023 – REVISED SEPTEMBER 2023 **www.ti.com**

The TMP4718 provides an offset register to allow for a one point offset calibration that compensates for errors. Temperature errors associated with ideality factors of different processors or transistor types may be reduced in a specific temperature range of concern through use of offset calibration. Typical ideality factor specification differences cause a gain variation of the transfer function, so the center of the temperature range can be used as the target temperature for calibration purposes. The TMP4718 is calibrated for the ideality factor of 1.004, so use Equation 1 to calculate the required temperature correction factor (T_{CF}) needed to compensate for a target ideality factor that differs from 1.004.

$$
T_{CF} = \left(\frac{\eta_{SENSOR} - \eta_{DIODE}}{\eta_{SENSOR}}\right) \times \left(T_{CR} + 273K\right)
$$
\n(1)

where:

- η_{SENSOR} is the ideality factor of the temperature sensor, In the case of TMP4718, η_{SENSOR} is calibrated to approximately 1.004.
- η_{DIODE} is the ideality factor of the thermal diode integrated in a processor or a discrete transistor used to measure the temperature at a remote spot.
- T_{CR} is the temperature value at the center of the temperature range of interest.
- T_{CF} is the temperature to compensate for a target ideality factor that can be programmed to the offset register for more accuracy temperature measurement.

In this example, the temperature of interest is from 60°C to 100°C, therefore the 80°C is the center of the temperature range and shall be used in the equation for calculation. The MMBT3906FZ-7B bipolar transistor, which has an ideality factor of approximately 1.01, is selected for this design example. Use Equation 2 to calculate the correction factor:

$$
T_{CF} = \left(\frac{1.004 - 1.01}{1.004}\right) \times (80 + 273K) = -2.11
$$
\n(2)

The TMP4718 has a remote temperature resolution of 0.125°C. Therefore, 2.125°C is the closest value that can be programmed into the offset register to be subtracted from the remote temperature sensor temperature readings to compensate for the differing typical ideality factors.

The design calls for the default \overline{T} CRIT high-temperature limit of 99°C at device power up, which is programmed using the pullup resistors on ALERT and T_CRIT pins. Referring to *[Adjustable Default T_CRIT](#page-11-0) [High-Temperature Limit](#page-11-0)*, the 99°C trip point requires a 7.5-kΩ pullup resistor on the ALERT pin and a 10.5-kΩ pullup resistor on the \overline{T} CRIT pin. The default limit allows the \overline{T} CRIT pin to engage at the desired threshold and alerts the system of a thermal condition at device power up without any initial software configuration.

Remote junction temperature sensors are usually implemented in a noisy environment. Noise is most often created by fast digital signals, and noise can corrupt measurements. The TMP4718 device has a built-in, 65-kHz filter on the inputs of D+ and D– to minimize the effects of noise. However, a bypass capacitor placed differentially across the inputs of the remote temperature sensor is recommended to make the application more robust against unwanted coupled signals. For this capacitor, select a value of between 100 pF and 3 nF. Some applications attain better overall accuracy with additional series resistance; however, this increased accuracy is application-specific. When series resistance is added, the total value should not be greater than 1 kΩ. If filtering is required, suggested component values are 470 pF and 50 Ω on each input; exact values are application-specific.

9.2.3 Application Curves

Figure 9-2. Remote Temperature Accuracy vs Temperature

9.3 Power Supply Recommendations

The TMP4718 device operates with a power-supply range of 1.62 V to 5.5 V. The device is optimized for operation at a 3.3-V supply but can measure temperature accurately in the full supply range. A power-supply bypass capacitor is recommended. Place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 μF. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

9.4 Layout

9.4.1 Layout Guidelines

Remote temperature sensing on the TMP4718 device measures very small voltages using very low currents, therefore noise at the device inputs must be minimized. Most applications using the TMP4718 have high digital content, with several clocks and logic-level transitions that create a noisy environment. The layout must adhere to the following guidelines:

- 1. Place the TMP4718 device as close to the remote junction sensor as possible.
- 2. Route the DP and DN traces next to each other and shield them from adjacent signals through the use of ground guard traces. If a multilayer PCB is used, bury these traces between the ground or V+ planes to shield them from extrinsic noise sources. 5-mil (0.127 mm) PCB traces are recommended.
- 3. Minimize additional thermocouple junction induced offset voltage caused by copper-to-solder connections. If these junctions are used, make the same number and approximate locations of copper-to-solder connections in both the DP and DN connections to cancel any thermocouple effects.
- 4. Use a 0.1-μF local bypass capacitor directly between the VDD and GND of the TMP4718 device. For optimum measurement performance, minimize filter capacitance between DP and DN to 3 nF or less. This capacitance includes any cable capacitance between the remote temperature sensor and the TMP4718 device. The external capacitor shall be placed as close to the DP and DN pin as possible.
- 5. If the connection between the remote temperature sensor and the TMP4718 device is less than 8-in (20.32 cm) long, use a twisted-wire pair connection. For lengths greater than 8 inches, use a twisted, shielded pair with the shield grounded as close to the TMP4718 device as possible. Leave the remote sensor connection end of the shield wire open to avoid ground loops and 60-Hz pickup.
- 6. Thoroughly clean and remove all flux residue in and around the pins of the TMP4718 device to avoid any leakage induced temperature measurement error.
- 7. If series resistors are added, equal value shall be used for the DP and DN connections and the value shall not be greater than 1 kΩ. Place the resistors as closed to the DP and DN pins as possible.

9.4.2 Layout Example

Serial Bus Traces

Figure 9-3. TMP4718 Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *[I2C Bus Pullup Resistor Calculation](https://www.ti.com/lit/pdf/SLVA689)* application note
- Texas Instruments, *[TMP4718EVM User's Guide](https://www.ti.com/lit/pdf/sniu051)*

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 5-Nov-2024

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

PACKAGE OUTLINE

DGK0008A VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A VSSOP - 1.1 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A VSSOP - 1.1 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated