

Technical documentation



Support & training



TMUX1219-Q1 SCDS480 – SEPTEMBER 2024


TMUX1219-Q1 5V Bidirectional, 2:1 General Purpose Switch

1 Features

- AEC-Q100 Qualified for Automotive Applications
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature
 - Device HBM Classification Level H1C
 - Device CDM Classification Level C3
- Rail to rail operation
- Bidirectional signal path
- 1.8V Logic compatible
- Fail-safe logic
- Low on-resistance: 3Ω
- Wide supply range: 1.08V to 5.5V
- -40°C to +125°C Operating temperature
- Low supply current: 4nA
- Transition time: 14ns
- · Break-before-make switching
- ESD protection HBM: 2000V

2 Applications

- · Analog and Digital Switching
- I2C and SPI bus Multiplexing
- Advanced driver assistance systems (ADAS)
- Body electronics and lighting
- · Infotainment and cluster
- Zone architecture
- · Body control modules
- · Battery management systems
- Telematics
- Automotive head unit



3 Description


The TMUX1219-Q1 is general purpose а complementary metal-oxide semiconductor (CMOS) single-pole double-throw (SPDT) switch. The TMUX1219-Q1 switches between two source inputs based on the state of the SEL pin. Wide operating supply of 1.08V to 5.5V allows for use in a wide array of automotive applications. The device supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from GND to V_{DD} . A low supply current of 4nA enables use in portable applications.

All logic inputs have 1.8V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TMUX1219-Q1	SOT-23 (6)	2.90mm x 1.60mm

 For all available packages, see the package option addendum at the end of the data sheet.



Block Diagram




Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	4
5.5 Electrical Characteristics (V _{DD} = 5V ±10 %)	
5.6 Electrical Characteristics (V _{DD} = 3.3V ±10 %).	7
5.7 Electrical Characteristics (V _{DD} = 1.8V ±10 %).	9
5.8 Electrical Characteristics (V _{DD} = 1.2V ±10 %).	11
5.9 Typical Characteristics	13
6 Parameter Measurement Information	14
6.1 On-Resistance	14
6.2 Off-Leakage Current	
6.3 On-Leakage Current	
6.4 Transition Time	
6.5 Break-Before-Make	16
6.6 Charge Injection	16
6.7 Off Isolation	
6.8 Crosstalk	17

6.9 Bandwidth	. 18
7 Detailed Description	.19
7.1 Functional Block Diagram	
7.2 Feature Description	.19
7.3 Device Functional Modes	
7.4 Truth Tables	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Documentation Support	
11.2 Receiving Notification of Documentation Updates.	
11.3 Support Resources	
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	
11.6 Glossary	
12 Revision History	
13 Mechanical, Packaging, and Orderable	
Information	. 24



4 Pin Configuration and Functions



Product Preview

Figure 4-1. DBV Package 6-Pin SOT-23 Top View

Table 4-1. Pin Functions

PIN			DESCRIPTION		
NAME	NO.		DESCRIPTION		
SEL	1	I	Select pin: controls state of the switch according to Table 7-1. (Logic Low = S1 to D, Logic High = S2 to D)		
VDD	2	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		
GND	3	Р	Ground (0 V) reference		
S1	4	I/O	Source pin 1. Can be an input or output.		
D	5	I/O	Drain pin. Can be an input or output.		
S2	6	I/O	Source pin 2. Can be an input or output.		

(1) I = input, O = output, I/O = input and output, P = power



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	6	V
V _{SEL}	Logic control input pin voltage (SEL)	-0.5	6	V
I _{SEL}	Logic control input pin current (SEL)	-30	30	mA
V_{S} or V_{D}	Source or drain voltage (Sx, D)	-0.5	V _{DD} +0.5	V
$I_S \text{ or } I_{D (CONT)}$	Source or drain continuous current (Sx, D)	-30	30	mA
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

5.2 ESD Ratings

		VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD}	Supply voltage	1.08	5.5	V
$V_{S} \text{or} V_{D}$	Signal path input/output voltage (source or drain pin) (Sx, D)	0	V _{DD}	V
V _{SEL}	Logic control input pin voltage (SEL)	0	5.5	V
T _A	Ambient temperature	-40	125	°C

5.4 Thermal Information

		TMUX1219-Q1	
	Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	DBV (SOT-23)	UNIT
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	212.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	156.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	96.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	80.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	96.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) at $T_A = 25^{\circ}$ C, $V_{DD} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT
ANALC	OG SWITCH					
		$V_{\rm S}$ = 0 V to $V_{\rm DD}$	25°C	3		Ω
R _{ON}	On-resistance	I _{SD} = 10 mA	–40°C to +85°C		5	Ω
		Refer to ⁽¹⁾	–40°C to +125°C		6	Ω
		$V_{\rm S} = 0$ V to $V_{\rm DD}$	25°C	0.15		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10 mA	–40°C to +85°C		0.4	Ω
		Refer to ⁽¹⁾	-40°C to +125°C		3 5 6 5 0.4 1 5 2 3 3 5 2 3 5 2 5 40 5 5 40 5 5 6 80 5 5 0.87 95 25 40 5 5 1 25 40 5 5 1 25 1 25 1 25 1 25 1 25 1 25 1 25	Ω
_		$V_{\rm S}$ = 0 V to $V_{\rm DD}$	25°C	1.5		Ω
R _{ON} FLAT	On-resistance flatness	I _{SD} = 10 mA	-40°C to +85°C	2		Ω
FLAI		Refer to ⁽¹⁾	-40°C to +125°C	3		Ω
	Source off leakage current ⁽¹⁾	V _{DD} = 5 V	25°C	±5		nA
I _{S(OFF)}		Switch Off V _D = 4.5 V / 1.5 V	–40°C to +85°C	-25	25	nA
		$V_{\rm S} = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to ⁽¹⁾	–40°C to +125°C	-40	40	nA
		V _{DD} = 5 V	25°C	±15		nA
I _{D(ON)}	Channel on leakage current	Switch On V _D = V _S = 4.5 V / 1.5 V	–40°C to +85°C	-50	50	nA
I _{S(ON)}		Refer to $^{(1)}$	–40°C to +125°C	-80	80	nA
LOGIC	INPUTS (SEL)				I	
VIH	Input logic high		–40°C to +125°C	1.49	5.5	V
V _{IL}	Input logic low		–40°C to +125°C	0	0.87	V
I _{IH} I _{IL}	Input leakage current		25°C	±0.005		μA
l _{IH} I _{IL}	Input leakage current		-40°C to +125°C		±0.05	μA
C _{IN}	Logic input capacitance		25°C	1		pF
C _{IN}	Logic input capacitance		–40°C to +125°C		2	pF
POWE	R SUPPLY					
	V aupply auropt	Logic inputs $= 0.1/$ or $E_{\rm E} 1/$	25°C	0.003		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	–40°C to +125°C		1.5	μA



at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS		I	12 ns to +85°C 18 ns to +125°C 19 ns 8 ns ns to +85°C 1 ns to +85°C 1 ns to +125°C 1 ns -10 pC 10 pC 65 dE 45 dE 45 dE -45 dE 250 MH			
		V _S = 3 V	25°C		12		ns
t _{TRAN}	Switching time between channels	$R_{L} = 200 \Omega, C_{L} = 15 pF$	–40°C to +85°C		12 8 -10 -65 -45 -65 -45	18	ns
		Refer to ⁽¹⁾	–40°C to +125°C			19	ns
		V _S = 3 V	25°C		8		ns
t _{OPEN} (BBM)	Break before make time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	–40°C to +85°C	1			ns
		Refer to ⁽¹⁾	–40°C to +125°C	1	12 18 19 8 -10 -65 -45 -65 -45 250 7	ns	
Q _C	Charge Injection	V_D = 1 V R _S = 0 Ω , C _L = 1 nF Refer to ⁽¹⁾	25°C		-10		рС
0		$ \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \\ \end{array} $	25°C		-65	5	dB
O _{ISO}	Off Isolation	R_L = 50 Ω, C_L = 5 pF f = 10 MHz Refer to ⁽¹⁾	25°C		-45		dB
v	Oracatelle	$ \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \end{array} $	25°C		-65		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF \\ f = 10 \; MHz \\ Refer to \; ^{(1)} \end{array} $	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to ⁽¹⁾	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

(1) When V_S is 4.5V, V_D is 1.5V or when V_S is 1.5V, V_D is 4.5V.



5.6 Electrical Characteristics (V_{DD} = 3.3V \pm 10 %) at T_A = 25°C, V_{DD} = 3.3V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT
ANALC	ALOG SWITCH VS = 0 V to VDD ISD = 10 mA Refer to (1) 25°C 5 C 0n-resistance VS = 0 V to VDD ISD = 10 mA Refer to (1) 25°C 0.15 C 0n-resistance matching between channels VS = 0 V to VDD ISD = 10 mA Refer to (1) 25°C 0.15 C 0n-resistance flatness VS = 0 V to VDD ISD = 10 mA Refer to (1) 25°C 3.5 C 0n-resistance flatness VS = 0 V to VDD ISD = 10 mA Refer to (1) -40°C to +85°C 4 C N On-resistance flatness VS = 0 V to VDD ISD = 10 mA Refer to (1) -40°C to +85°C 4 C VD = 3.3 V Suitch Off VD = 3.3 V Refer to (1) 25°C -25 25 n 40°C to +85°C -25 25 n -40°C to +125°C 40 n VD = 3.3 V NNN Switch Off VD = 3.3 V Switch On VD = VS = 3 V / 1 V Refer to (1) 25°C -40 40 n 40°C to +125°C -400 0 n -40°C to +125°C -50 50 n Input logic high -40°C to +125°C 1.35 5.5 N 1.35					
		$V_{0} = 0 V t_{0} V_{0}$	25°C	5		Ω
R _{ON}	On-resistance	I _{SD} = 10 mA	-40°C to +85°C		10	Ω
		Refer to ⁽¹⁾	-40°C to +125°C		12	Ω
		$V_{0} = 0 V t_{0} V_{DD}$	25°C	0.15		Ω
ΔR _{ON}		I _{SD} = 10 mA	-40°C to +85°C		1	Ω
		Refer to ⁽¹⁾	-40°C to +125°C		10 12 1 1 1 25 40 50 80 5.5 0.8 ±0.05	Ω
_		$V_e = 0 V to V_{DD}$	25°C	3.5	10 12 5 1 1 5 25 40 5 5 50 80 5 50 80 5 5 5 0.8 5 5 2 5 1 2 5 1 2 5 1 2 5 5 0 80 5 5 5 0 80 5 5 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5	Ω
R _{ON} FLAT	On-resistance flatness	I _{SD} = 10 mA	-40°C to +85°C	4		Ω
FLAI		Refer to ⁽¹⁾	-40°C to +125°C	5		Ω
	Source off leakage current ⁽¹⁾		25°C	±5		nA
I _{S(OFF)}			–40°C to +85°C	-25	25	nA
		$V_{S}^{-} = 1 V / 3 V$	–40°C to +125°C	-40	40	nA
			25°C	±15		nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current		-40°C to +85°C	-50	50	nA
15(ON)			-40°C to +125°C	-80	80	nA
LOGIC	INPUTS (SEL)					
VIH	Input logic high		-40°C to +125°C	1.35	5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0	0.8	V
I _{IH} I _{IL}	Input leakage current		25°C	±0.005		μA
l _{IH} I _{IL}	Input leakage current		-40°C to 125°C		±0.05	μA
C _{IN}	Logic input capacitance		25°C	1		pF
C _{IN}	Logic input capacitance		–40°C to +125°C		2	pF
POWE	R SUPPLY					
1	V supply current	Logic inputs $= 0.1/$ or $5.5.1/$	25°C	0.003		μA
IDD	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C		0.8	μA



at $T_A = 25^{\circ}C$, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	AIC CHARACTERISTICS		I				
		$V_{\rm S} = 2 V$	25°C		14		ns
t _{TRAN}	Switching time between channels	$R_{L} = 200 \Omega, C_{L} = 15 pF$	–40°C to +85°C		9	20	ns
		Refer to ⁽¹⁾	–40°C to +125°C			21	ns
		V _S = 2 V	25°C		9	14 20 21 9 -6 -65 -45 -45 250 7	ns
t _{OPEN} (BBM)	Break before make time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	–40°C to +85°C	1			ns
		Refer to ⁽¹⁾	–40°C to +125°C	1			ns
Q _C	Charge Injection	V_D = 1 V R _S = 0 Ω , C _L = 1 nF Refer to ⁽¹⁾	25°C		-6		рС
		$ \begin{array}{l} R_{L} = 50 \; \Omega, C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \end{array} $	25°C		-65		dB
O _{ISO}	Off Isolation	R_L = 50 Ω, C_L = 5 pF f = 10 MHz Refer to ⁽¹⁾	25°C		-45		dB
~	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \end{array} $	25°C		-65		dB
X _{TALK}	Crosstaik	$\label{eq:relation} \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF \\ f = 10 \; MHz \\ Refer to \; ^{(1)} \end{array}$	25°C		-45		dB
BW	Bandwidth	R_L = 50 Ω, C_L = 5 pF Refer to ⁽¹⁾	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

(1) When V_S is 3V, V_D is 1V or when V_S is 1V, V_D is 3V.



5.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %) at $T_A = 25^{\circ}$ C, $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH		I			I	
		$V_{\rm S}$ = 0 V to $V_{\rm DD}$	25°C		40		Ω
R _{ON}	On-resistance	I _{SD} = 10 mA	-40°C to +85°C			80	Ω
		Refer to ⁽¹⁾	-40°C to +125°C			80	Ω
		$V_{\rm S} = 0 \text{ V to } V_{\rm DD}$	25°C		0.4		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10 mA	-40°C to +85°C			1.5	Ω
		Refer to ⁽¹⁾	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.98 V	25°C		±5		nA
	Source off leakage current ⁽¹⁾	Switch Off V _D = 1.62 V / 1 V	-40°C to +85°C	-25		25	nA
I _{S(OFF)}		$V_{\rm S} = 1 \text{ V} / 1.62 \text{ V}$ Refer to ⁽¹⁾	–40°C to +125°C	-40		40	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	V _{DD} = 1.98 V	25°C		±15		nA
		Switch On V _D = V _S = 1.62 V / 1 V	-40°C to +85°C	-50		50	nA
		Refer to $^{(1)}$	-40°C to +125°C	-80		80	nA
LOGIC	INPUTS (SEL)		1			I	
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		–40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	R SUPPLY						
	V aupply auront	Logic inputs $= 0.1/$ or $EE.1/$	25°C		0.001		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.6	μA



at $T_A = 25^{\circ}C$, $V_{DD} = 1.8V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT		
DYNAN	IC CHARACTERISTICS								
		V _S = 1 V	25°C		28		ns		
t _{TRAN}	Transition time between channels	R _L = 200 Ω, C _L = 15 pF	–40°C to +85°C			44	ns		
		Refer to ⁽¹⁾	–40°C to +125°C			44	ns		
		V _S = 1 V	25°C		16		ns		
t _{OPEN}	Break before make time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	–40°C to +85°C	1			ns		
(BBM)		Refer to ⁽¹⁾	–40°C to +125°C	1			ns		
Q _C	Charge Injection	$V_D = 1 V$ R _S = 0 Ω, C _L = 1 nF Refer to ⁽¹⁾	25°C		-3	-3			
O _{ISO}		$ \begin{array}{l} R_{L} = 50 \; \Omega, C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \\ \end{array} $	25°C		-65		dB		
	Off Isolation	R_L = 50 Ω, C_L = 5 pF f = 10 MHz Refer to ⁽¹⁾	25°C		-45		dB		
v	Orrestelle	$ \begin{array}{l} R_{L} = 50 \; \Omega, C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \end{array} $	25°C		-65		dB		
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \; \Omega, C_{L} = 5 \; pF \\ f = 10 \; MHz \\ Refer to \;^{(1)} \end{array} $	25°C		-45		dB		
BW	Bandwidth	R _L = 50 Ω, C _L = 5 pF	25°C		250		MHz		
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF		
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF		

(1) When V_S is 1.62V, V_D is 1V or when V_S is 1V, V_D is 1.62V.



5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %) at T_A = 25°C, V_{DD} = 1.2V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_{\rm S}$ = 0 V to $V_{\rm DD}$	25°C		70		Ω
R _{ON}	On-resistance	I _{SD} = 10 mA	-40°C to +85°C			105	Ω
		Refer to ⁽¹⁾	-40°C to +125°C			105	Ω
		$V_{\rm S} = 0 \text{ V to } V_{\rm DD}$	25°C		0.4		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10 mA	–40°C to +85°C			1.5	Ω
	Ghannelo	Refer to ⁽¹⁾	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.32 V	25°C		±5		nA
	Source off leakage current ⁽¹⁾	Switch Off V _D = 1 V / 0.8 V	-40°C to +85°C	-25		25	nA
I _{S(OFF)}	Source on leakage currente	$V_{\rm S} = 0.8 \text{ V} / 1 \text{ V}$ Refer to ⁽¹⁾	–40°C to +125°C	-40		40	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	V _{DD} = 1.32 V	25°C		±15		nA
		Switch On $V_D = V_S = 1 V / 0.8 V$	–40°C to +85°C	-50		50	nA
		Refer to ⁽¹⁾	–40°C to +125°C	-80		80	nA
LOGIC	INPUTS (SEL)		1				
V _{IH}	Input logic high		–40°C to +125°C	0.96		5.5	V
V _{IL}	Input logic low		–40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY		1				
	V aupply auropt	Logic inputs $= 0.1/$ or $E E 1/$	25°C		0.003		μA
IDD	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.5	μA



at $T_A = 25^{\circ}C$, $V_{DD} = 1.2V$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	AIC CHARACTERISTICS		I				
		$V_{\rm S} = 1 V$	25°C		55		ns
t _{TRAN}	Transition time between channels	R _L = 200 Ω, C _L = 15 pF	–40°C to +85°C			190	ns
		Refer to ⁽¹⁾	–40°C to +125°C			190	ns
		$V_{\rm S} = 1 V$	25°C		28		ns
t _{OPEN}	Break before make time	R_{L}^{o} = 200 Ω , C_{L} = 15 pF	–40°C to +85°C	1			ns
(BBM)		Refer to ⁽¹⁾	–40°C to +125°C	1			ns
Q _C	Charge Injection	$V_D = 1 V$ R _S = 0 Ω , C _L = 1 nF Refer to ⁽¹⁾	25°C	-2			
O _{ISO}			25°C		-65		dB
	Off Isolation	R_L = 50 Ω, C_L = 5 pF f = 10 MHz Refer to ⁽¹⁾	25°C		-45		dB
v	Orrestelle	$ \begin{array}{l} R_{L} = 50 \; \Omega, C_{L} = 5 \; pF \\ f = 1 \; MHz \\ Refer to \; ^{(1)} \end{array} $	25°C		-65		dB
X _{TALK}	Crosstalk	$\label{eq:RL} \begin{array}{l} R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF \\ f = 10 \ MHz \\ Refer to^{(1)} \end{array}$	25°C		-45		dB
BW	Bandwidth	R _L = 50 Ω, C _L = 5 pF	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

(1) When V_S is 1V, V_D is 0.8V or when V_S is 0.8V, V_D is 1V.



5.9 Typical Characteristics

at $T_A = 25^{\circ}C$, $V_{DD} = 5 V$ (unless otherwise noted)





6 Parameter Measurement Information

6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 6-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 6-1. On-Resistance Measurement Setup

6.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

The setup used to measure off-leakage current is shown in Figure 6-2.




Figure 6-2. Off-Leakage Measurement Setup



6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 6-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 6-3. On-Leakage Measurement Setup

6.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the logic control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-4 shows the setup used to measure transition time, denoted by the symbol $t_{\text{TRANSITION}}$.




Figure 6-4. Transition-Time Measurement Setup



6.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-5 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 6-5. Break-Before-Make Delay Measurement Setup

6.6 Charge Injection

The TMUX1219-Q1 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_c . Figure 6-6 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




Figure 6-6. Charge-Injection Measurement Setup



6.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 6-7 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 6-7. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (1)

6.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 6-8 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 6-8. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$

Copyright © 2024 Texas Instruments Incorporated

(2)



6.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 6-9 shows the setup used to measure bandwidth.




Figure 6-9. Bandwidth Measurement Setup



7 Detailed Description

7.1 Functional Block Diagram

The TMUX1219-Q1 is an 2:1 (SPDT), 1-channel switch where the input is controlled with a single select (SEL) control pin.




Figure 7-1. TMUX1219-Q1 Functional Block Diagram

7.2 Feature Description

7.2.1 Bidirectional Operation

The TMUX1219-Q1 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device has very similar characteristics in both directions and supports both analog and digital signals.

7.2.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1219-Q1 ranges from GND to V_{DD}.

7.2.3 1.8 V Logic Compatible Inputs

The TMUX1219-Q1 has 1.8-V logic compatible control for the logic control input (SEL). The logic input threshold scales with supply but still provides 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allow the TMUX1219-Q1 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches*

7.2.4 Fail-Safe Logic

The TMUX1219-Q1 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pin of the TMUX1219-Q1 to be ramped to 5.5 V while $V_{DD} = 0$ V. Additionally, the feature enables operation of the TMUX1219-Q1 with $V_{DD} = 1.2$ V while allowing the select pin to interface with a logic level of another device up to 5.5 V.

7.3 Device Functional Modes

The select (SEL) pin of the TMUX1219-Q1 controls which source channel is connected to the drain of the device. When a signal path is not selected, that source pin is in high impedance mode (HI-Z). The control pin can be as high as 5.5 V.

7.4 Truth Tables

CONTROL LOGIC (SEL) Selected Source (Sx) Connected To Drain (D) Pin							
0	S1						
1	S2						

Table 7-1. TMUX1219-Q1 Truth Table



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMUX12xx family offers good system performance across a wide operating supply (1.08V to 5.5V). These devices include 1.8V logic compatible control input pins that enable operation in systems with 1.8V I/O rails. Additionally, the control input pin supports Fail-Safe Logic which allows for operation up to 5.5V, regardless of the state of the supply pin. This protection stops the logic pins from back-powering the supply rail. These features of the TMUX12xx, a family of general purpose multiplexers and switches, reduce system complexity, board size, and overall system cost.

8.2 Typical Application

8.2.1 Switchable Operational Amplifier Gain Setting

One example application of the TMUX1219-Q1 is to change an Op Amp from unity gain setting to an inverting amplifier configuration. Utilizing a switch allows a system to have a configurable gain and allows the same architecture to be utilized across the board for various inputs to the system. Figure 8-1 shows the TMUX1219-Q1 configured for gain setting application.




Figure 8-1. Switchable Op Amp Gain Setting

8.2.1.1 Design Requirements

This design example uses the parameters listed in Table 8-1.

PARAMETERS	VALUES
Input Signal	0 V to 2.75 V
Mux Supply (V _{DD})	2.75 V
Op Amp Supply (V ₊ / V ₋)	±2.75 V
Mux I/O signal range	0 V to V _{DD} (Rail to Rail)
Control logic thresholds	1.8 V compatible (up to 5.5V)



8.2.1.2 Detailed Design Procedure

The application shown in Figure 8-1 demonstrates how to use a single control input and toggle between gain settings of -1 and +1. If switching between inverting and unity gain is not required, the TMUX1219-Q1 can be utilized in the feedback path to select different feedback resistors and provide scalable gain settings for configurable signal conditioning.

The TMUX1219-Q1 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a weak pull-down or pull-up resistor to ensure the input is in a known state. All inputs to the switch must fall within the recommend operating conditions of the TMUX1219-Q1 including signal range and continuous current. For this design with a supply of 2.75 V the signal range can be 0 V to 2.75 V and the max continuous current can be 30 mA.

8.2.1.3 Application Curve




Figure 8-2. On-Resistance vs Source or Drain Voltage

8.2.2 Input Control for Power Amplifier

Another application of the TMUX1219-Q1 is for input control of a power amplifier. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier, and can stop biasing the power amplifier by switching the gate to GND. Figure 8-3 shows the TMUX1219-Q1 configured for control of the power amplifier.




Figure 8-3. Input Control of Power Amplifier



8.2.2.1 Design Requirements

This design example uses the parameters listed in Table 8-1.

PARAMETERS	VALUES							
Supply (V _{DD})	5 V							
Mux I/O signal range	0 V to V _{DD} (Rail to Rail)							
Control logic thresholds	1.8 V compatible (up to 5.5V)							

Table 8-2. Design Parameters

8.2.2.2 Detailed Design Procedure

The application shown in Figure 8-3 demonstrates how to toggle between the DAC output and GND for control of a power amplifier using a single control input. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pin of the switch. The TMUX1219-Q1 can support 1.8-V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX1219-Q1 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a weak pull-down or pull-up resistor to ensure the input is in a known state. All inputs to the switch must fall within the recommend operating conditions of the TMUX1219-Q1 including signal range and continuous current. For this design with a supply of 5 V the signal range can be 0 V to 5 V and the max continuous current can be 30 mA.

8.2.2.3 Application Curve

A key parameter for this application is the transition time of the device. Faster transition time allows the system to toggle between input sources at a faster rate and allows the output to settle to the final value. The TMUX1219-Q1 has a transition time that varies with supply voltage and is shown in Figure 8-4




Figure 8-4. T_{transition} vs Supply Voltage

9 Power Supply Recommendations

The TMUX1219-Q1 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 µF to 10 µF from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



10 Layout

10.1 Layout Guidelines

10.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 10-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 10-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 10-2 illustrates an example of a PCB layout with the TMUX1219-Q1. Some key considerations are:

- Decouple the V_{DD} pin with a 0.1-µF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

10.2 Layout Example




Figure 10-2. TMUX1219-Q1 Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

Texas Instruments, Improve Stability Issues with Low CON Multiplexers.

Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches.

Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.

Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
September 2024	*	Initial Release

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1219DBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3GUT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated