

TMUXHS4612 6-Channel 20Gbps Differential 2:1 Mux / 1:2 Demux

1 Features

- Supports HDMI 1.4b/2.0/2.1 up to 12Gbps, DisplayPort 1.4/2.1 up to UHBR20
- Data rate support up to 20Gbps
- High-speed path supports wide common-mode voltage range (0V to V_{CC})
- Low RON of 8.0Ω typical for high-speed data pins
- –3dB differential BW of 15GHz for high-speed data pins
- Excellent dynamic characteristics at 10GHz:
 - Insertion loss: -2.4dB
 - Return loss: –14dB
 - Cross talk: –35dB
- All sideband signals can pass-thru up to 5V levels and are 5.5V tolerant
- Support 1.8V and 3.3V control logic
- Single supply voltage of 3.3V
- Low active (750μA) and standby power (30μA)
- I_{OFF} protection that prevents current leakage when supply rail collapsed (V_{CC} = 0V)
- Temperature range: –40°C to 125°C
- 40-pin, 3mm × 6mm, 0.4mm pitch WQFN package

2 Applications

- PC and notebooks
- Gaming, Home theater & entertainment and TV
- Data center and enterprise computing
- Medical applications
- · Test and measurements
- Factory automation and control
- · Aerospace and defense
- Electronic point of sale (EPOS)
- · Wireless infrastructure

3 Description


The TMUXHS4612 is a high-speed bidirectional passive switch in mux or demux configurations. The device is protocol agnostic supporting many applications including HDMI 1.4 / 2.0 / 2.1 and DisplayPort 1.4 / 2.1. The TMUXHS4612 is a generic analog differential passive mux or demux that works for many high-speed differential interfaces with data rates up to 20Gbps. The TMUXHS4612 highspeed channels support differential signaling and single-ended signaling as long as the single-ended signals do not violate V_{P-N ABSMAX} parameter. The sideband channels are 5V tolerant and support singleended and differential signaling such as I2C, UART, DisplayPort AUX, and USB2, just to name few. The high-speed channel's dynamic characteristics allows high speed switching with minimal attenuation to the signal eye diagram and with very little added jitter. The silicon design of the device is optimized for excellent frequency response at higher frequency spectrum of the signals. The device supports differential signaling with common-mode voltage range (CMV) of 0V to 3.6V in the Dxx datapaths.


The TMUXHS4612 consumes very low active power of 750 μ A. The device also offers a power-down mode in which all channels become Hi-Z and the device operates with minimal power of just 30 μ A.

Package Information (1)

PART NUMBER	TEMPERATURE	PACKAGE	PACKAGE SIZE ⁽²⁾
TMUXHS4612	T _A = 0°C to 105°C	RET (WQFN, 40)	6mm x 3mm
TMUXHS4612I	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	INET (WQTN, 40)	Ollilli A Ollilli

- (1) For all available packages, see Section 11.
- (2) The package size (length x width) is a nominal value and includes pins, where applicable.





Simplified Use Cases



Table of Contents

1 Features1	7.4 Device Functional Modes	.14
2 Applications 1	8 Application and Implementation	. 15
3 Description1	8.1 Application Information	. 15
4 Pin Configuration and Functions3	8.2 Typical Application - HDMI	
5 Specifications5	8.3 Power Supply Recommendations	
5.1 Absolute Maximum Ratings5	8.4 Layout	. 17
5.2 ESD Ratings5	8.5 Systems Examples	
5.3 Recommended Operating Conditions5	9 Device and Documentation Support	
5.4 Thermal Information6	9.1 Receiving Notification of Documentation Updates	.20
5.5 Electrical Characteristics6	9.2 Support Resources	. 20
5.6 High-Speed Performance Parameters7	9.3 Trademarks	.20
5.7 Switching Characteristics7	9.4 Electrostatic Discharge Caution	.20
5.8 Typical Characteristics9	9.5 Glossary	.20
6 Parameter Measurement Information10	10 Revision History	. 20
7 Detailed Description13	11 Mechanical, Packaging, and Orderable	
7.1 Overview	Information	. 20
7.2 Functional Block Diagram13	11.1 Tape and Reel Information	. 21
7.3 Feature Description14	11.2 Mechanical Data	23



4 Pin Configuration and Functions




Figure 4-1. RET Package 40-Pin WQFN With Exposed Thermal Pad (Top View)

Table 4-1. Pin Functions

PII	PIN TYPE		DECORIDATION		
NAME	NO. TYPE DESCRIPTION				
EN	1	I	Device Enable L: Device Disabled. All data and sideband signals in Hi-Z. H: Device Enabled. All data and sideband signals selected by D_AB_SEL and SIDEBAND_SEL are enabled.		
D_AB_SEL	2	I	Selects between high-speed datapath A and B. L: High-speed datapath A H: High-speed datapath B		
SIDEBAND_SEL	3	I	Selects between sideband path A and B L: Sideband path A H: Sideband path B		
D0-	4	I/O	Common Port, Channel 0, –ve signal		
D0+	5	I/O	Common Port, Channel 0, +ve signal		
D1-	6	I/O	Common Port, Channel 1, –ve signal		
D1+	7	I/O	Common Port, Channel 1, +ve signal		
D2-	8	I/O	Common Port, Channel 2, –ve signal		



Table 4-1. Pin Functions (continued)

PIN	N .	TVDE	DESCRIPTION		
NAME NO.		TYPE	DESCRIPTION		
D2+	9	I/O	Common Port, Channel 2, +ve signal		
D3-	10	I/O	Common Port, Channel 3,-ve signal		
D3+	11	I/O	Common Port, Channel 3, +ve signal		
HPD_A	12	I/O	Port A, Hot Plug Detect sideband signal		
HPD_B	13	I/O	Port B, Hot Plug Detect sideband signal		
HPD	14	I/O	Common Port, Hot Plug Detect sideband signal		
GND	15	GND	Ground		
DDC_AUX+	16	I/O	Common Port, DDC or AUX sideband signal		
DDC_AUX+A	17	I/O	Port A, DDC or AUX sideband signal		
GND	18	GND	Ground		
DDC_AUX+B	19	I/O	Port B, DDC or AUX sideband signal		
D3+B	20	I/O	Port B, Channel 3, +ve signal		
D3-B	21	I/O	Port B, Channel 3, –ve signal		
D2+B	22	I/O	Port B, Channel 2, +ve signal		
D2-B	23	I/O	Port B, Channel 2,–ve signal		
D1+B	24	I/O	Port B, Channel 1, +ve signal		
D1–B	25	I/O	Port B, Channel 1, –ve signal		
D0+B	26	I/O	Port B, Channel 0, +ve signal		
D0-B	27	I/O	Port B, Channel 0, –ve signal		
D3+A	28	I/O	Port A, Channel 3, +ve signal		
D3–A	29	I/O	Port A, Channel 3, –ve signal		
D2+A	30	I/O	Port A, Channel 2, +ve signal		
D2-A	31	I/O	Port A, Channel 2,–ve signal		
D1+A	32	I/O	Port A, Channel 1, +ve signal		
D1-A	33	I/O	Port A, Channel 1, –ve signal		
D0+A	34	I/O	Port A, Channel 0, +ve signal		
D0-A	35	I/O	Port A, Channel 0, –ve signal		
VCC	36	Power	Supply Voltage		
GND	37	GND	Ground		
DDC_AUX-B	38	I/O	Port B, DDC or AUX sideband signal		
DDC_AUX-A	39	I/O	Port A, DDC or AUX sideband signal		
DDC_AUX-	40	I/O	Common Port, DDC or AUX sideband signal		
	PowerPad	GND	Ground		

Submit Document Feedback



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VCC _{ABSM}	Supply voltage range		-0.5	4.0	V
V _{I/O-} ABSMAX	Analog voltage range ^{(2) (3) (4)}	All high-speed data I/O pins	-0.5	4.0	V
V _{I/O-} ABSMAX	Analog voltage range ^{(2) (3) (4)}	All sideband ⁽⁵⁾ pins	-0.5	6.0	V
V _{IN-} ABSMAX	Digital input voltage range ^{(2) (3)}	All control pins ⁽⁶⁾	-0.5	5.0	V
V _{P-} N_ABSMAX	Absolute value of positive pin minus negative pin	All high-speed data I/O pins		0.8	V
T _{jmax}	Maximum junction temperature TMUXHS461	2	0	105	°C
T _{jmax}	Maximum junction temperature TMUXHS461	imum junction temperature TMUXHS4612I		125	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) Sideband pins: DDC AUX+A, DDC AUX-A, HPD A, DDC AUX+B, DDC AUX-B, HPD B, DDC AUX+, DDC AUX-, HPD
- (6) Control pins: D_AB_SEL, SIDEBAND_SEL, EN

5.2 ESD Ratings

				VALUE	UNIT
	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, (1)	±1500	V	
Ι,		Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, (2)	±750	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	TYP I	/IAX	UNIT
V _{CC}	Supply voltage	3.0	3.3	3.6	V
V _{I/O,CM}	Input/Output common mode voltage (data pins)	0		3.6	V
V _{I/O}	Input/Output voltage data pins	0		3.6	V
V _{I/O}	Input/Output voltage sideband ⁽²⁾ pins	0		5	V
V _{IN}	Digital input voltage (control ⁽³⁾ pins)	0	\	/CC	V
DR	Data rate for differential signals			20	Gbps
T _A	Operating ambient temperature TMUXHS4612	0		105	°C
T _A	Operating ambient temperature TMUXHS4612I	-40		125	°C
TJ	Operating junction temperature TMUXHS4612	0		110	°C
TJ	Operating junction temperature TMUXHS4612I	-40		125	°C

- (1) All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the *TI application report, Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
- (2) Sideband pins: DDC AUX+A, DDC AUX-A, HPD A, DDC AUX+B, DDC AUX-B, HPD B, DDC AUX+, DDC AUX-, HPD
- (3) Control pins: D_AB_SEL, SIDEBAND_SEL, EN



5.4 Thermal Information

		TMUXHS4612	
	THERMAL METRIC(1)		UNIT
		40 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	33.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	25.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	12.2	°C/W
Ψлт	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER (3)	4)	TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
DC Characte	eristics (data and sideband)						
R _{ON-D}	ON-state resistance	All data pins;	$V_{I/O}$ = 0V to VCC; $I_{I/O}$ = -10mA; VCC = 3.3V ±10%; 0 to 85°C;		8.0	10	Ω
NON-D	ON-State resistance	All data pilis,	$V_{I/O}$ = 0V to VCC; $I_{I/O}$ = -10mA; VCC = 3.3V ±10%; -40 to 125°C;		8.0	12	Ω
D	ON-state resistance	All sideband pins;	$V_{I/O}$ = 0V to VCC; $I_{I/O}$ = -10mA; VCC = 3.3V ±10%; 0 to 85°C;		8.5	15	Ω
R _{ON-SB}	OIV-state resistance	All Sidebarid pilis,	$V_{I/O}$ = 0V to VCC; $I_{I/O}$ = -10mA; VCC = 3.3V ±10%; -40 to 125°C;		8.5	15	Ω
R _{ON-SB-5V}	ON-state resistance	All sideband pins;	V _{I/O} = 5V; I _{I/O} = -10 mA; VCC = 3.3V ±10%; -40 to 125°C;		70	140	Ω
C _{ON-SB-100K}	Sideband ON capacitance to GND		f = 100kHz;			10	pF
C _{OFF-SB-100K}	Sideband Off capacitance to GND		f = 100kHz;			5	pF
C _{ON-SB-1M}	Sideband ON capacitance to GND		f = 1MHz;			9	pF
C _{OFF-SB-1M}	Sideband Off capacitance to GND		f = 1MHz;			4.5	pF
L	Input current for high-speed	All selected data pins.	EN = H; V _{I/O} = 3.3V; VCC = 3.3V ±10%;			5	μA
I _{IH-D}	data pair	All non-selected data pins.	EN = H; V _{I/O} = 3.3V; VCC = 3.3V ±10%;			130	μA
		All selected sideband pins.	EN = H; V _{I/O} = 3.3V; VCC = 3.3V ±10%;			5	μA
I _{IH-SB}	Input current for sideband	All non-selected sideband pins.	EN = H; V _{I/O} = 3.3V; VCC = 3.3V ±10%;			1	μA
I _{OFF-DAB}	Leakage under power off (failsafe current)	All data pins	VCC = 0V; V _{I/O} = 0V to 3.3V;	-1		30	μA
I _{OFF-SB}	Leakage under power off (failsafe current)	All sideband pins	VCC = 0V; V _{I/O} = 0V to 5.5V;	-1		20	μA
Control Inpu	its (SIDEBAND_SEL, D_AB_SE	L, EN)				•	
V _{IH-CTRL}	High-level input voltage for control pins	Per pin for all control pins.	VCC = 3.3V ±10%;	1.4			V
V _{IL-CTRL}	Low-level input voltage for control pins	Per pin for all control pins.	VCC = 3.3V ±10%;			0.5	V
I _{IH-CTRL}	Input high leakage current for control pins	Per pin for all control pins.	VCC = 3.6V; V _{IN} = 3.6V;	-2		2	μA
I _{IL-CTRL}	Input low leakage current for control pins	Per pin for all control pins.	VCC = 3.6V; V _{IN} = 0V;	-1		1	μΑ
I _{OFF-CTRL}	Leakage under power off (failsafe current)	Per pin for all control pins.	VCC = 0V; VIN = 0V or 3.6V;	-10		10	μA
C _{IN-CTRL}	Input capacitance	Per pin for all control pins.	f = 1MHz;		,	12	pF
Power Supp	ly					1	-

Submit Document Feedback



over operating free-air temperature range (unless otherwise noted)

	PARAMETER (3) (4)	TEST CONDITIONS(1)	MIN	TYP ⁽²⁾	MAX	UNIT
I _{CC}	VCC supply current in active mode	EN = H; V _{I/O} = 0V or VCC;			750	μA
I _{CC-PD}	VCC supply current in power-down mode	EN = L; V _{I/O} = 0V or VCC;			30	μA

- $V_{I},\,V_{O},\,I_{I},\,$ and I_{O} refer to data and sideband I/O pins. V_{IN} refers to the control inputs. (1)
- (2)
- All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C. Sideband pins: DDC_AUX+A, DDC_AUX-A, HPD_A, DDC_AUX+B, DDC_AUX-B, HPD_B, DDC_AUX+, DDC_AUX-, HPD_A (3)
- Control pins: D_AB_SEL, SIDEBAND_SEL, EN

5.6 High-Speed Performance Parameters

Over recommended operation free-air temperature range, (unless otherwise noted). For all data pins. $R_1 = 50 \Omega$ where applicable.

	PARAMETER	TEST CONDITIONS	MIN T	YP ⁽¹⁾	MAX	UNIT
BW _{SB}	Sideband pins differential bandwidth (–3dB from DC)			2.0		GHz
BW _{HS}	High-speed pins differential bandwidth (–3dB from DC)			15		GHz
		At 10MHz; VCM = 0V;		-0.6		dB
		At 1.7GHz; VCM = 0V;		-0.9		dB
11	Differential insertion loss	At 2.7GHz; VCM = 0V;		-1.1		dB
IL _{DAB}	Differential insertion loss	At 4.0GHz; VCM = 0V;		-1.3		dB
		At 6.0GHz; VCM = 0V;		-1.7		dB
		At 10.0 GHz; VCM = 0V;		-2.4		dB
		At 10MHz; VCM = 0V;		-24		dB
	Differential return loss	At 1.7GHz; VCM = 0V;		-20		dB
DI		At 2.7GHz; VCM = 0V;		-17		dB
RL _{DAB}		At 4.0GHz; VCM = 0V;		-15		dB
		At 6.0GHz; VCM = 0V;		-14		dB
		At 10.0GHz; VCM = 0V;		-14		dB
		At 10MHz; VCM = 0V;		-80		dB
		At 1.7GHz; VCM = 0V;		-38		dB
V4-II.	Differential crosstalk	At 2.7GHz; VCM = 0V;		-35		dB
Xtalk	Differential crosstalk	At 4.0GHz; VCM = 0V;		-35		dB
		At 6.0GHz; VCM = 0V;		-35		dB
		At 10.0GHz; VCM = 0V;		-35		dB
		At 10MHz; VCM = 0V;		-80		dB
		At 1.7GHz; VCM = 0V;		-35		dB
OISO	Differential off isolation	At 2.7GHz; VCM = 0V;		-32		dB
OISO	Dillerential off Isolation	At 4.0GHz; VCM = 0V;		-28		dB
		At 6.0GHz; VCM = 0V;		-25		dB
		At 10.0GHz; VCM = 0V;		-22		dB

⁽¹⁾ All Typical Values are at V_{CC} = 3.3V (unless otherwise noted), T_A = 25°C.

5.7 Switching Characteristics

	PARAMETER		MIN	TYP	MAX	UNIT			
Device Switching Time									
t _{SW_POWER_ON}	Device power ON time	EN pin from L to H;			200	μs			
t _{SW_POWER_OFF}	Device power OFF time	EN pin from H to L;			400	ns			
High Speed Pir	ns								
t _{PD}	Switch differential propagation delay	f = 1GHz		40		ps			
t _{SW_AB}	Switching time from A to B	Measured from 50% of select to 50% of VOH/VOL			40	μs			



	PARAMETER	MIN	TYP	MAX	UNIT	
t _{SW_BA}	Switching time from B to A	Measured from 50% of select to 50% of VOH/VOL			40	μs
t _{SK_INTRA}	Intra-pair output skew between + and - pins for same channel	f = 1GHz		1.3	3	ps
t _{SK_INTER}	Inter-pair output skew between channels	f = 1GHz			6	ps
Sideband Pin	s					
t _{PD-SB}	Switch single-ended propagation delay	f = 1MHz			250	ps
t _{SW-SB_AB}	Switching time from A to B	Measured from 50% of select to 50% of VOH/VOL			20	μs
t _{SW-SB_BA}	Switching time from B to A	Measured from 50% of select to 50% of VOH/VOL			20	μs
t _{SK-SB}	Output skew between DDC_AUX+ and DDC_AUX- pins	f = 1MHz			8	ps

Submit Document Feedback



5.8 Typical Characteristics




Figure 5-1. Differential Insertion Loss vs Frequency for Port A




Figure 5-2. Differential Insertion Loss vs Frequency for Port B





Figure 5-3. Input Differential Return Loss Characteristics when Port A is selected




6 Parameter Measurement Information



A. NOTE: $RL = 10k\Omega$; VCOM = VCC; CL = 1pF

Figure 6-1. Switch Turn-On Time (t_{SW_POWER_ON} and t_{SW_POWER_OFF})



A. $RL = 10k\Omega$; VCOM = VCC; CL = 1pF

Figure 6-2. Switching Time Between Channels (t_{SW_AB} and t_{SW_BA})






Figure 6-3. Propagation Delay (tpd)




Figure 6-4. Crosstalk (Xtalk)




Figure 6-5. Differential Off-Isolation (OISO)






Figure 6-6. Differential Bandwidth (BW), Insertion Loss, and Return Loss




7 Detailed Description

7.1 Overview

The TMUXHS4612 is a protocol agnostic bidirectional multiplexer/demultiplexer that offers low on-state resistance as well as low I/O capacitance, which allows the device to achieve a high bandwidth of 15GHz typical for differential channels. The TMUXHS4612 is a passive mux that is recommended for data rates up to 20Gbps. However, the device can be used for interfaces with higher data rates if overall electrical link loss permits. The device's high-speed data channels provide the high bandwidth necessary for many interfaces to handle differential as well as single-ended signals as long as the single-ended signals do not violate V_{P-N_ABSMAX} . The device's high-speed channels support differential signaling with common-mode voltage range (CMV) of 0V to 3.6V making the device ideal for high common mode interfaces such as HDMI. The sideband channels are 5V tolerant. The sideband channels support 0V to 3.6V CMOS signals with a typical Ron of 70Ω .

7.2 Functional Block Diagram





7.3 Feature Description

The TMUXHS4612 is based on proprietary TI technology which uses FET switches driven by a high-voltage generated from an integrated charge-pump to achieve a low on-state resistance. The TMUXHS4612's low power technology uses only 750μA in active and just 30μA in powerdown (EN = L) mode. The device has integrated ESD that can support up to 1.5kV Human-Body Model (HBM) and 750V Charge Device Model (CDM). The TMUXHS4612 also has a special feature that prevents the device from back-powering when the V_{CC} supply is not available and an analog signal is applied on the I/O pin. In this situation this special feature prevents leakage current in the device. The TMUXHS4612 is not designed for passing signals with negative swings.

7.4 Device Functional Modes

Table 7-1 lists the device functions for the TMUXHS4612 device.

Table 7-1. Functional Table

EN	D_AB_SEL	SIDEBAND_SEL	FUNCTION
L	Х	Х	Switch disabled. All channels are Hi-Z.
Н	L	L	All A channels are enabled. All B channels are Hi-Z.
Н	L	Н	All A data high-speed channels are enabled and B sideband channels are enabled. All other channels are Hi-Z.
Н	Н	L	All B data high-speed channels are enabled and A sideband channels are enabled. All other channels are Hi-Z.
Н	Н	Н	All B channels are enabled. All A channels are Hi-Z.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TMUXHS4612 is a generic analog differential passive mux or demux that works for many high-speed differential interfaces with data rates up to 20Gbps. The TMUXHS4612 supports differential signaling with common-mode voltage range (CMV) of 0V to 3.6V and with differential amplitude up to 1600mVpp in Dxx channels. The device can be also used for single-ended CMOS signals with swing limited to 0V to 3.6V in sideband channels. The TMUXHS4612 can be used as mux or demux switch for:

- HDMI 1.4 up to 3.4Gbps, HDMI 2.0 up to 6Gbps and HDMI 2.1 up to 12Gbps
- DisplayPort (DP) for up to UHBR20 for data rates up to 20Gbps

8.2 Typical Application - HDMI

The TMUXHS4612 can be used to switch HDMI signals in both source and sink applications. In source applications HDMI port from a graphics processor can be demultiplexed into one of the two HDMI connectors. In a PC the TMUXHS4612 can be used to switch integrated graphics versus discrete graphics to a connector. In a sink application the device also can be used to select between two HDMI connectors to provide HDMI signals into a scaler (SOC) in HDMI sink application. This section provides detailed design implementation for a sink application where TMUXHS4612 provides 2:1 demultiplexing function.






Figure 8-1. Choosing One of Two HDMI Port - Application Schematic

8.2.1 Design Requirements

Table 8-1 lists the design parameters for this HDMI example.

Table 8-1. Design Parameters for HDMI Application

Design parameter	Example value
V _{CC}	3V to 3.6V
VCC decoupling capacitor	0.1µF
DDC Pullup resistors	Sink Side: 47kΩ to 5V Source Side: 2kΩ to 5V

8.2.2 Detailed Design Procedure

The TMUXHS4612 is designed to operate with 3.0V to 3.6V power supply. Decoupling capacitors can be used to reduce noise and improve power supply integrity. Pullup resistors to 5V must be placed on the source side DDC clock and data lines according to the HDMI standard.

8.3 Power Supply Recommendations

Keep the V_{CC} in the range of 3.0V to 3.6V. Do not use voltage levels above those listed in the *Absolute Maximum Ratings* table. Use decoupling capacitors to reduce noise and improve power supply integrity. There are no power sequence requirements for the TMUXHS4612.

Submit Document Feedback



8.4 Layout

8.4.1 Layout Guidelines

To ensure reliability of the device, the following commonly used printed circuit board layout guidelines are recommended:

- Use decoupling capacitors between power supply pin and ground pin to ensure low impedance to reduce noise. To achieve a low impedance over a wide frequency range use capacitors with a high self-resonance frequency.
- Place ESD and EMI protection devices (if used) as close as possible to the connector.
- · Use short trace lengths to avoid excessive loading.
- · Keep traces at least two times the trace width apart to minimize the effects of crosstalk on adjacent traces.
- · Separate high-speed signals from low-speed signals and digital from analog signals
- Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
- Route the high-speed differential signal traces parallel to each other as much as possible. The traces are recommended to be symmetrical.
- Place a solid ground plane next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.



8.4.2 Layout Example

The TMUXHS4612 application with a single controller interfacing between a common port and two separate ports.




Figure 8-2. Layout Example



8.5 Systems Examples

8.5.1 DisplayPort 2:1 Mulitplexing




Figure 8-3. DisplayPort 2:1 Switching



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Date	Revision	Notes
June 2024	*	Initial Release


11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TMUXHS4612




11.1 Tape and Reel Information




TAPE DIMENSIONS KO P1 BO W Cavity AO

	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Ī	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTMUXHS4612RET	WQFN	RET	40	250	330	12.4	3.3	6.3	1.05	8.0	12.0	Q1



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XTMUXHS4612RET	WQFN	RET	40	250	367.0	367.0	38.0

Submit Document Feedback




11.2 Mechanical Data

RET0040A

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






EXAMPLE BOARD LAYOUT

RET0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

RET0040A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 1-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
XTMUXHS4612RET	ACTIVE	WQFN	RET	40	250	TBD	Call TI	Call TI	0 to 105		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated