







TPS3704-Q1 SNVSBS9C - MARCH 2021 - REVISED MAY 2024

# TPS3704-Q1 Automotive Quad, Triple, Dual, Single Window or **Standard Voltage Supervisor**

#### 1 Features

- **ASIL-A Functional Safety-Compliant** 
  - Development targeted for functional safety applications
  - Documentation to aid ISO 26262 system design
  - Systematic capability up to ASIL D
  - Hardware capability up to ASIL A
- AEC-Q100 qualified for automotive applications
  - Device temperature grade 1: –40°C to +125°C
- 1-4 channels for monitoring state-of-the art SOCs
  - High ±0.25% (typical) threshold accuracy
  - Configure each channel for Window, UV, or OV voltage monitoring
  - Programmable window tolerance [3% to 11%] (typical\*)] for each channel
  - Easy to use calculator tool for adjustable versions
  - Designed to monitor Core and GPIO rails of TI processors (AM26x, AM62x, TDA4)
- Miniature solution with low power consumption
  - 5.5µA typical quiescent current
  - Compact 6 pin SOT-23 package (2.9mm x 1.6mm)
- Additional Features
  - Built-in hysteresis to prevent false trip on RESET: 0.75% (typical)
  - 23 fixed time delay options (selectable from 20µs to 1200ms)
  - Open drain or push-pull output topology available

# 2 Applications

- Advanced Driver Assistance System (ADAS)
- Automotive infotainment and cluster
- HEV/EV
- Body electronics and lighting

# 3 Description

The TPS3704-Q1 is an ASIL-A compliant low-power precision window (UV +OV) voltage supervisor that can be configured and is available in an 8-pin (1.6mm x 2.9mm) SOT-23 package. This highly accurate (±0.25%) supervisor is available as a quad, triple, dual, and or single channel options. Each channel can be customized to its own overvoltage and undervoltage window detection with an upper and lower threshold tolerance that can be symmetric or asymmetric.


TPS3704-Q1 allows for highly accurate threshold detection with high resolution that is designed for systems operating on low-voltage supply rails with narrow margin supply tolerances. In addition, the built-in low threshold hysteresis and fixed reset delay features prevent false reset signals when monitoring multiple voltage rails.

The TPS3704-Q1 does not require any external resistors for setting the overvoltage and undervoltage reset thresholds which improves reliability for safety systems and optimizes overall accuracy, cost, solution size. Optional use of external resistors for design flexibility is supported by the SENSEx pins. Separate VDD and SENSEx pins allow monitoring of voltage rails other than VDD or alternatively enables use of a push-button input.

# **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)	
TPS3704-Q1	DDF (SOT-23 8-pin)	1.6mm × 2.9mm	

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Circuit** 



# **Table of Contents**

1 Features1	7.3 Feature Description1	9
2 Applications1	7.4 Device Functional Modes2	!1
3 Description1	8 Application and Implementation2	2
4 Device Nomenclature3	8.1 Application Information	
5 Pin Configuration and Functions5	8.2 Typical Applications2	
6 Specifications7	8.3 Power Supply Recommendations2	
6.1 Absolute Maximum Ratings7	8.4 Layout2	27
6.2 ESD Ratings	9 Device and Documentation Support2	
6.3 Recommended Operating Conditions7	9.1 Device Nomenclature2	
6.4 Thermal Information8	9.2 Receiving Notification of Documentation Updates3	0
6.5 Electrical Characteristics8	9.3 Support Resources3	0
6.6 Timing Requirements10	9.4 Trademarks3	
6.7 Timing Diagrams11	9.5 Electrostatic Discharge Caution3	0
6.8 Typical Characteristics13	9.6 Glossary3	
7 Detailed Description17	10 Revision History3	1
7.1 Overview	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagrams17	Information3	1
-		



#### **4 Device Nomenclature**

Figure 4-1 shows the device naming nomenclature to compare the different device variants. See Table 9-1 for a more detailed explanation. See Table 4-1 or Table 9-2 for the available device variants.

**Table 4-1. Device Threshold Table** 

ORDERABLE PART NAME	VARIANT <sup>(3)</sup>	OUTPUT TYPE <sup>(4)</sup>	NUM OF CHAN.	RESET TIME	SENSE1 <sup>(1)</sup> (2)	SENSE2 <sup>(1)</sup> (2)	SENSE3 <sup>(1)</sup> (2)	SENSE4 <sup>(1)</sup> (2)
TPS37041BPLEDDFRQ1	Fixed	L	1	5ms	0.9V (±7%)	-	-	-
TPS37042A3OFDDFRQ1	Fixed	0	2	10ms	3.3V (±5%)	1.2V (±5%)	-	-
TPS37042ZJOFDDFRQ1	Fixed	0	2	10ms	1.95V (±4%)	3.8V (±6%)	-	-
TPS37043DJOFDDFR	ADJ/Fixed	0	3	10ms	3.3V (-11%)	1.2V (-11%)	0.8V (-8%)	-
TPS37043A4OFDDFRQ1	Fixed	0	3	10ms	2.8V (±5%)	1.8V (±5%)	1.2V (±5%)	-
TPS37043A8OFDDFRQ1	Fixed	0	3	10ms	3.3V (±5%)	1.8V (±5%)	1.0V (±5%)	-
TPS37043CPOFDDFRQ1	ADJ/Fixed	0	3	10ms	3.3V (±4%)	0.75V (±4%)	0.8V (±3%)	-
TPS37043ZJOFDDFRQ1	Fixed	0	3	10ms	0.95V (±4%)	1.35V (±4%)	1.8V (±4%)	-
TPS37043LJOFDDFRQ1	ADJ	0	3	10ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	-
TPS37043CJOFDDFRQ1	ADJ	0	3	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	-
TPS37043MJOFDDFRQ1	ADJ	0	3	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	-
TPS37043A5OFDDFRQ1	Fixed	0	3	10ms	3.3V (±4%)	1.8V (±4%)	1.2V (±4%)	-
TPS37043BJOFDDFRQ1	ADJ	0	3	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	-
TPS37044BJOFDDFR	ADJ	0	4	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)
TPS37044LJOJDDFR	ADJ	0	4	35ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	0.8V (±5%)
TPS37044BJOFDDFRQ1	ADJ	0	4	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)
TPS37044CJOFDDFRQ1	ADJ	0	4	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)
TPS37044MJOFDDFRQ1	ADJ	0	4	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	0.8V (±7%)
TPS37044A4OGDDFRQ1	Fixed	0	4	15ms	3.3V (±8%)	1.8V (±4%)	1.15V (±6%)	1.15V (±6%)

<sup>(1)</sup> Listed percentage denotes window tolerance, see Figure 6-1 for more information

<sup>(2)</sup> VIT threshold of 0.8V and 0.4V signifies an adjustable channel

<sup>(3)</sup> ADJ denotes an adjustable voltage threshold set by an external resistor divider, see Adjustable Voltage Thresholds for more information

<sup>(4)</sup> Output type "L" designtes Push Pull Active Low and "O" designates Open Drain Active Low. Reference Figure 4-1 for more information






Figure 4-1. Device Naming Convention



# **5 Pin Configuration and Functions**




Figure 5-1. DDF Package 8-PIN SOT23 TPS37041-Q1 (Top View)




Figure 5-2. DDF Package 8-PIN SOT23 TPS37042-Q1 (Top View)




Figure 5-3. DDF Package 8-PIN SOT23 TPS37043-Q1 (Top View)




Figure 5-4. DDF Package 8-PIN SOT23 TPS37044-Q1 (Top View)



## **Table 5-1. Pin Functions**

PIN						
NAME	TPS37041 -Q1	TPS37042 -Q1	TPS37043 -Q1	TPS37044 -Q1	I/O	DESCRIPTION
VDD	1	1	1	1		Supply Input. Bypass with a 0.1µF capacitor to GND.
SENSE1	2	2	2	2	I	Connect directly to a monitored voltage. RESET1/RESET1 is asserted when SENSE1 falls outside of the window threshold. No external capacitor is required for this SENSE1 pin. For the TPS37044-Q1 (quad version)  RESET1/RESET1 asserts when either SENSE1 or SENSE2 fall outside of the window threshold. For noisy applications, placing a 10nF to 100nF ceramic capacitor close to this pin may be needed for optimum performance. Leave this pin floating if not used.
SENSE2	_	3	3	3	-	Connect directly to a monitored voltage. RESET2/RESET2 is asserted when SENSE2 falls outside of window threshold. No external capacitor is required for the SENSE2 pin. For the TPS37044-Q1 (quad version) RESET1/RESET1 asserts when either SENSE1 or SENSE2 fall outside of the window threshold. For noisy applications, placing a 10nF to 100nF ceramic capacitor close to this pin may be needed for optimum performance. Leave this pin floating if not used.
SENSE3	_	_	5	5	1	Connect directly to monitored voltage. RESET3/RESET3 is asserted when SENSE3 falls outside of window threshold. No external capacitor is required for SENSE3 pin. For TPS37044-Q1 (quad version) RESET2/RESET2 asserts when either SENSE3 or SENSE4 falls outside of window threshold. For noisy applications, placing a 10nF to 100nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE4	_	_	_	6	I	Connect directly to a monitored voltage. For TPS37044-Q1 (quad version) RESET2/RESET2 asserts when either SENSE3 or SENSE4 fall outside of the window threshold. For noisy applications, placing a 10nF to 100nF ceramic capacitor close to this pin may be needed for optimum performance. Leave this pin floating if not used.
RESET1	8	8	8	8	0	RESET1/RESET1 asserts when SENSE1 falls outside of the overvoltage or undervoltage threshold window. RESET1/RESET1 stays asserted for the reset timeout period after SENSE1 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. For the TPS37044-Q1, RESET1/RESET1 asserts when either SENSE1 or SENSE2 falls outside of the window threshold. Leave this pin floating if not used.  For the TPS37044F-Q1 option, any SENSEx channels that detect an overvoltage (OV) fault, this pin is asserted.
RESET2	_	7	7	7	0	RESET2/RESET2 asserts when SENSE2 falls outside of the overvoltage or undervoltage threshold window. RESET2/RESET2 stays asserted for the reset timeout period after SENSE2 falls back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. For the TPS37044-Q1, RESET2/RESET2 asserts when either SENSE3 or SENSE4 fall outside of the window threshold. Leave this pin floating if not used. For the TPS37044F-Q1 option, any SENSEx channels that detect an undervoltage (UV) fault, this pin is asserted.
RESET3	_	_	6	_	0	RESET3/RESET3 asserts when SENSE3 falls outside of the overvoltage or undervoltage threshold window. RESET3/RESET3 stays asserted for the reset timeout period after SENSE3 falls back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. Leave this pin floating if not being used.
GND	4	4	4	4		Ground
NC	3,5,6,7	5,6	_	_	_	No connect

# **6 Specifications**

# 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	$V_{DD}$	-0.3	6.5	V
Voltage	V <sub>RESET1</sub> , V <sub>RESET2</sub> , V <sub>RESET3</sub>	-0.3	6.5	V
	V <sub>SENSE1</sub> , V <sub>SENSE2</sub> , V <sub>SENSE3</sub> , V <sub>SENSE4</sub>	-0.3	6.5	V
Current	I <sub>RESET1</sub> , I <sub>RESET2</sub> , I <sub>RESET3</sub> SINK		±20	mA
	Continuous total power dissipation	See the Thermal Information		
Temperature <sup>(2)</sup>	Operating junction temperature, T <sub>J</sub>	-40	150	°C
Temperature \ /	Operating free-air temperature, T <sub>A</sub>	-40	150	°C
	Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond values listed under Absolute Maximum Ratings (AMR) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to AMR-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
., Electrostatic		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		±2000	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per AEC Q100-011		±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

# **6.3 Recommended Operating Conditions**

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Supply pin voltage	1.7	6.0	V
V <sub>SENSE1,2,3,4</sub>	Input pin voltage	0	6.0	V
V <sub>RESET1</sub> , V <sub>RESET2</sub> , V <sub>RESET3</sub>	Output pin voltage	0	6.0	V
I <sub>RESET1</sub> , I <sub>RESET2</sub> , I <sub>RESET3</sub> SINK	Output pin current sink	0.3	5	mA
T <sub>A</sub>	Operating free air temperature	-40	125	°C

<sup>(2)</sup> As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .



#### **6.4 Thermal Information**

		TPS3704x-Q1	
	THERMAL METRIC (1)	DDF	UNIT
		PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	121.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	60.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	42.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

At  $1.7V \le V_{DD} \le 6.0V$ ,  $\overline{RESETx}$  Voltage  $(V_{\overline{RESETx}}) = 10k\Omega$  to  $V_{DD}$ ,  $\overline{RESETx}$  load = 10pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at  $T_A = 25$ °C, typical conditions at  $V_{DD} = 3.3V$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Supply Voltage		1.7		6.0	V
UVLO	Under Voltage Lockout (1)	V <sub>DD</sub> falling below 1.7V	1.2	1.4	1.6	V
UVLO <sub>(HYS)</sub>	UVLO Hysteresis (2)	V <sub>DD</sub> rising below 1.7V		65		mV
V <sub>POR</sub>	Power on reset voltage (3)	V <sub>OL (MAX)</sub> = 0.3V, I <sub>OUT</sub> = 15μA			0.7	V
V <sub>IT</sub> Range	Threshold Programming Range		0.4		5.55	V
V <sub>IT- (UV)</sub>	UV accuracy (25°C)			0.1		%
V <sub>IT+ (OV)</sub>	OV accuracy (25°C)			0.1		%
TOL_min	Tolerance Programming minimum			3		%
TOL_max	Tolerance Programming maximum			11		%
THR RES Low	Threshold Programming Resolution Low	V <sub>IT</sub> ≤ 0.8V		20		mV / step
THR RES Mid	Threshold Programming Resolution Mid	0.8V < V <sub>IT</sub> ≤ 4.0V		0.5		% / step
THR RES High	Threshold Programming Resolution High	V <sub>IT</sub> > 4.0V		20		mV / step
V <sub>IT</sub>	Accuracy for absolute threshold including tolerance	V <sub>IT</sub> < 0.8V	-1.6		1.6	%
V <sub>IT</sub>	Accuracy for absolute threshold including tolerance	V <sub>IT</sub> = 0.8V - 5.55V	-1		1	%
V <sub>HYS</sub>	V <sub>IT</sub> < 0.80V		1.1	1.4	1.7	%
V <sub>HYS</sub>	V <sub>IT</sub> ≥ 0.80V		0.40	0.75	1	%
I <sub>DD</sub>	TPS3704x	V <sub>DD</sub> ≤ 6.0V		5.5	15	μA
I <sub>SENSEx</sub>	Input current, SENSEx pin	V <sub>SENSEx</sub> = 5.5V		1	2.5	μA
I <sub>SENSE_ADJ</sub>	Input current, SENSE pin (Bypass internal resistor divider)- Adjustable version	V <sub>SENSEx</sub> = 5.5V			350	nA
V <sub>OL</sub>	Low level output voltage	VDD = 1.7V, I <sub>SINK</sub> = 0.4mA			300	mV
V <sub>OL</sub>	Low level output voltage	VDD = 2V, I <sub>SINK</sub> = 3mA			300	mV
V <sub>OL</sub>	Low level output voltage	VDD = 6.0V, I <sub>SINK</sub> = 5mA			300	mV
V <sub>OH</sub>	High level output voltage (push pull)		0.8*V DD			V
V <sub>OH</sub>	High level output voltage (push pull)	V <sub>DD</sub> = 1.7V, I <sub>SOURCE</sub> = 0.4mA	1.36			V
V <sub>OH</sub>	High level output voltage (push pull)	V <sub>DD</sub> = 6V, I <sub>SOURCE</sub> = 2mA	4.8			V

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## **6.5 Electrical Characteristics (continued)**

At 1.7V  $\leq$  V<sub>DD</sub>  $\leq$  6.0V,  $\overline{\text{RESETx}}$  Voltage (V<sub>RESETx</sub>) = 10k $\Omega$  to V<sub>DD</sub>,  $\overline{\text{RESETx}}$  load = 10pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C, typical conditions at V<sub>DD</sub> = 3.3V.

PARAMETER		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>(II</sub>	kg)	Open drain output leakage current	$V_{DD} = V_{RESETx} = 6.0V$			350	nA

- $\overline{\text{RESETx}}$  pin is driven low when  $V_{\text{DD}}$  falls below UVLO.
- (2) Hysteresis is with respect of the tripoint (V<sub>IT-(UV)</sub>, V<sub>IT+(OV)</sub>).
   (3) V<sub>POR</sub> is the minimum V<sub>DD</sub> voltage level for a controlled output state. Slew rate = 100mV / μs.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



## 6.6 Timing Requirements

At  $1.7V \le V_{DD} \le 6.0V$ ,  $\overline{RESETx}$  voltage  $(V_{\overline{RESETx}}) = 10k\Omega$  to  $V_{DD}$ ,  $\overline{RESETx}$  load = 10pF, and over the operating free-air temperature range of  $-40^{\circ}C$  to 125°C, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ , typical conditions at  $V_{DD} = 10^{\circ}C$ 3.3V.


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>D</sub>	Reset release time delay	Fixed delay option t <sub>D</sub> < 4ms, overdrive = 10%	-40	t <sub>D</sub>	40	%
t <sub>D</sub>	Reset release time delay	Fixed delay option t <sub>D</sub> > 5ms, overdrive = 10%	-30	t <sub>D</sub>	30	%
t <sub>PD</sub>	Propagation detect delay (1)	Fixed time delay t <sub>D</sub> > 1ms, overdrive 10%			10	μs
t <sub>GI(VIT-)</sub>	Glitch Immunity Undervoltage (5% overdrive) (2)			2		μs
t <sub>GI(VIT+)</sub>	Glitch Immunity Overvoltage (5% overdrive) (2)			2		μs
t <sub>R</sub>	Ouptut rise (Push-Pull) (2) (3)			25		ns
t <sub>R</sub>	Output rise time (Open-Drain) (2) (3)			2.2		μs
t <sub>F</sub>	Output fall time (2) (3)			0.2		μs
t <sub>STRT</sub>	Startup delay <sup>(4)</sup>			1		ms

- (2)
- $t_{PD} \ \text{measured from threshold trip point } (V_{IT-(UV)} \ \text{or } V_{IT+(OV)}) \ \text{to } \overline{RESETx} \ V_{OL} \ \text{voltage} \\ 5\% \ \text{Overdrive from threshold. Overdrive } \% = [(V_{SENSEx} V_{IT}) / V_{IT}]; \ \text{Where } V_{IT} \ \text{stands for } V_{IT-(UV)} \ \text{or } V_{IT+(OV)} \ \text{Output transitions from } V_{OL} \ \text{to } V_{OH} \ \text{or } (V_{RESETx}) \ \text{for rise times and } V_{OH} \ \text{or } (V_{RESETx}) \ \text{to } V_{OL} \ \text{for fall times.} \\ \text{During the power-on sequence, } V_{DD} \ \text{must be at or above } V_{DD(MIN)} \ \text{for at least } t_{STRT} + t_D \ \text{before the output is in the correct state. when } V_{DD} \ \text{is between } V_{DD(MIN)} \ \text{and } V_{POR} \ \text{the } \overline{RESETx} \ \text{pin will be engaged}$

Product Folder Links: TPS3704-Q1




## **6.7 Timing Diagrams**



Lowest Absolute Limit for the Monitored Voltage Rail

Figure 6-1. Voltage Threshold and Hysteresis Accuracy






- A. Open-drain timing diagram assumes the RESETx/RESETx pin is connected via an external pullup resistor to VDD.
- B. Be advised that Figure 6-2 shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (tpD) time.
- C. RESETx/RESETx is asserted after a time delay, typical value of 100µs, when VDD goes below the UVLO-UVLO<sub>(HYS)</sub> threshold.

Figure 6-2. SENSEx Timing Diagram



#### 6.8 Typical Characteristics


Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are  $T_A$  = 25°C,  $V_{DD}$  = 3.3V, and  $R_{pull-upx}$  = 10k $\Omega$ ,  $C_{LOAD}$  = 50pF, unless otherwise noted.





#### 6.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are  $T_A$  = 25°C,  $V_{DD}$  = 3.3V, and  $R_{pull-upx}$  = 10k $\Omega$ ,  $C_{LOAD}$  = 50pF, unless otherwise noted.




Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# **6.8 Typical Characteristics (continued)**


Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are  $T_A$  = 25°C,  $V_{DD}$  = 3.3V, and  $R_{pull-upx}$  = 10k $\Omega$ ,  $C_{LOAD}$  = 50pF, unless otherwise noted.





# **6.8 Typical Characteristics (continued)**

Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are  $T_A$  = 25°C,  $V_{DD}$  = 3.3V, and  $R_{pull-upx}$  = 10k $\Omega$ ,  $C_{LOAD}$  = 50pF, unless otherwise noted.



# 7 Detailed Description

#### 7.1 Overview

The TPS3704-Q1 (TPS37044-Q1, TPS37043-Q1, TPS37042-Q1, and TPS37041-Q1) is a family of quad, triple, dual, and single precision voltage supervisors where each channel has overvoltage and undervoltage detection capability. The TPS3704-Q1 features a highly accurate window threshold voltage where the upper and lower thresholds can be customized for symmetric or asymmetric tolerances. The reset signal for the TPS3704-Q1 is asserted, with a fault detection time delay ( $t_{PD}$  =  $10\mu s$  max), when the sense voltage is outside of the overvoltage and undervoltage thresholds.

The TPS3704-Q1 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors. The level of integration in the TPS3704-Q1 enables a total small solution size for any application.

The TPS3704-Q1 is able to monitor any voltage rail with high resolution ( $V_{IT} \le 0.8V$ : 20mV steps /  $V_{IT} > 0.8V$ : 0.5% or 20mV steps whichever is lower). Each channel in the TPS3704x-Q1 can be configured independently as a window, OV or UV supervisor. Also, the VIT threshold voltage for each channel can be asymmetric. For example, a channel that is configured as an overvoltage supervisor can be setup with a +5% tolerance whereas an undervoltage channel supervisor can be programmed with a -4% tolerance. If a window supervisor is configured, the voltage threshold tolerance can either be symmetrical or asymmetrical.

The TPS3704-Q1 device includes fixed reset time delay ( $t_D$ ) options ranging from 20µs to 1200ms and can monitor up to four channels while maintaining an ultra-low  $I_D$  current of 15µA (maximum).

## 7.2 Functional Block Diagrams




Figure 7-1. TPS37041-Q1 Single-Channel Functional Block Diagram






Figure 7-2. TPS37042-Q1 Dual-Channel Functional Block Diagram




Figure 7-3. TPS37043-Q1 Triple-Channel Functional Block Diagram




Figure 7-4. TPS37044-Q1 Quadruple-Channel Functional Block Diagram

\*For available voltages, window tolerance, time delays, and UV/OV threshold options, see Table 9-2.

## 7.3 Feature Description

#### 7.3.1 VDD

The TPS3704-Q1 is designed to operate from an input voltage supply range between 1.7V to 6V. The SENSEx pins are monitored by the internal comparator. VDD also functions as the supply for the internal band gap, internal regulator, state machine, buffers, and other control blocks. The reset signal is at a known state when  $VDD > V_{POR}$ . The undervoltage lockout forces the reset output to be asserted when VDD falls below the minimum VDD voltage.

The VDD capacitor is not required for this device; however, if the input supply is noisy, then good design practice is to place a  $0.1\mu F$  to  $1\mu F$  bypass capacitor between the VDD pin and the GND pin to make sure enough charge is available for the device to power up correctly. VDD must be at or above  $V_{DD(MIN)}$  for start-up delay

 $(t_{STRT} + t_D)$  to begin and for the device to be fully functional.

### 7.3.2 SENSEx Input

The SENSEx input can vary from 0V to 6V, regardless of the device supply voltage used. The SENSEx pins are used to monitor critical voltage rails or push-button inputs. If the voltage on this pin drops below  $V_{IT-(UV)}$  or goes above  $V_{IT+(OV)}$ , then  $\overline{RESETx}/RESETx$  is asserted. When the voltage on the SENSEx pin rises above the positive threshold voltage  $V_{IT-(UV)} + V_{HYS}$  or goes below the negative threshold voltage  $V_{IT+(OV)} - V_{HYS}$ ,

RESETx/RESETx deasserts after the set RESETx/RESETx delay time. The internal comparators have built-in hysteresis to make sure well-defined RESETx/RESETx assertions and deassertions even when there are small changes on the voltage rail being monitored.

The TPS3704-Q1 combines comparators with a precision reference voltage and a trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. The TPS3704-Q1 is relatively immune to short transients on the SENSEx pin. Although not required in most cases, for noisy applications, good analog design practice is to place a 10nF to 100nF bypass capacitor at the SENSEx inputs to reduce sensitivity to transient voltages on the monitored signals.

#### 7.3.2.1 Immunity to SENSEx Pins Voltage Transients

The TPS3704-Q1 is immune to short voltage transient spikes on the input SENSEx pins. Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much  $V_{SENSEx}$  exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the  $\overline{RESETx}/RESETx$  outputs. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 1:

Overdrive % = 
$$|(V_{SENSEx} - (V_{IT-(UV)} \text{ or } V_{IT+(OV)})) / V_{IT} \text{ (Nominal)} \times 100\% |$$
 (1)

#### where:

- V<sub>SENSEx</sub> is the voltage at the SENSEx pin
- V<sub>IT</sub> (Nominal) is the nominal threshold voltage
- V<sub>IT-(UV)</sub> and V<sub>IT+(OV)</sub> represent the actual undervoltage or overvoltage tripping voltage

#### 7.3.2.1.1 SENSEx Hysteresis

Overvoltage and undervoltage comparators include built-in hysteresis that provides noise immunity and ensures stable operation. For example, if the voltage on the SENSEx pin falls below  $V_{\text{IT-(UV)}}$  or above  $V_{\text{IT+(OV)}}$ , then  $\overline{\text{RESETx}}/\text{RESETx}$  is asserted. When the voltage on the SENSEx pin is between the positive and negative threshold voltages,  $\overline{\text{RESETx}}/\text{RESETx}$  deasserts after the set  $\overline{\text{RESETx}}/\text{RESETx}$  delay time. Figure 7-5 shows the relation between  $V_{\text{IT-(UV)}}, V_{\text{IT+(OV)}}$  and the hysteresis voltage ( $V_{\text{HYS}}$ ).




Figure 7-5. SENSEx Pin Hysteresis

#### 7.3.3 RESETx/RESETx

In a typical TPS3704-Q1 application, the RESETx/RESETx output is connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the enable input of a voltage regulator [such as a DC/DC converter or low-dropout regulator (LDO)].

The TPS3704-Q1 has open-drain active low outputs that require an external pullup resistor to hold these lines high to the required voltage logic. Connect the external pullup resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To ensure proper voltage levels, give some consideration when choosing the external pullup resistor values. The external pull-up resistor value is determined by  $V_{OL}$ , output capacitive loading, and output leakage current. These values are specified in Section 6.5. The open-drain output can be connected as a wired-OR logic with other  $\overline{\text{RESETx}}/\text{RESETx}$  open-drain pins.




Figure 7-6. RESETx Output

#### 7.4 Device Functional Modes

**Table 7-1. Functional Mode Truth Table** 

DESCRIPTION	CONDITION	VDD PIN	OUTPUT RESETx / (RESETx) PIN
Normal operation	$V_{IT-(UV)}$ < SENSEx < $V_{IT+(OV)}$	$V_{DD} > V_{DD(MIN)}$	High / (Low)
Normal operation (UV only)	SENSEx > V <sub>IT-(UV)</sub>	$V_{DD} > V_{DD(MIN)}$	High / (Low)
Overvoltage detection	SENSEx > V <sub>IT+(OV)</sub>	$V_{DD} > V_{DD(MIN)}$	Low / (High)
Undervoltage detection	SENSEx < V <sub>IT-(UV)</sub>	$V_{DD} > V_{DD(MIN)}$	Low / (High)
UVLO engaged	V <sub>IT-(UV)</sub> < SENSEx < V <sub>IT+(OV)</sub>	V <sub>POR</sub> < V <sub>DD</sub> < UVLO	Low / (High)

#### 7.4.1 Normal Operation ( $V_{DD} > V_{DD(MIN)}$ )

When the voltage on  $V_{DD}$  is greater than  $V_{DD(MIN)}$  for approximately ( $t_{STRT} + t_D$ ), the  $\overline{RESETx}/RESETx$  output state corresponds to the SENSEx pin voltage with respect to the threshold limits. When SENSEx voltage is outside of threshold limits the  $\overline{RESETx}/RESETx$  voltage is asserted.

#### 7.4.2 Undervoltage Lockout ( $V_{POR} < V_{DD} < UVLO$ )

When the voltage on  $V_{DD}$  is less than the device UVLO voltage but greater than the power-on-reset voltage  $(V_{POR})$ , the  $\overline{RESETx}/RESETx$  pin is asserted, regardless of the voltage on the SENSEx pin.

#### 7.4.3 Power-On Reset ( $V_{DD} < V_{POR}$ )

When the voltage on  $V_{DD}$  is lower than the required voltage ( $V_{POR}$ ) to internally pull the asserted output to GND, the  $\overline{RESETx}/RESETx$  signal is undefined and is not to be relied upon for proper device function.

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

#### 8.1.1 Voltage Threshold Accuracy

Voltage monitoring requirements vary depending on the voltage supply tolerance of the device being powered. Because of the high precision of the TPS3704-Q1 (±1% max), the device allows for wider supply voltage margins and threshold headroom for tight tolerance applications.

For example, take a DC/DC regulator providing power to a core voltage rail of a microcontroller (MCU). The MCU has a tolerance of  $\pm 5\%$  of the nominal output voltage of the DC/DC. The user sets an ideal voltage threshold of  $\pm 4\%$ , which allows for  $\pm 1\%$  of threshold accuracy. Because the TPS3704-Q1 threshold accuracy is  $\pm 1\%$ , the user has more supply voltage margin, which can allow for a relaxed power supply design. This design gives flexibility to the DC/DC to use a smaller output capacitor or inductor because of a larger voltage window for voltage ripple and transients. There is also headroom between the minimum system voltage and voltage tolerance of the MCU to make sure that the voltage supply is never in the region of potential failure of malfunction without the TPS3704-Q1 asserting a reset signal.

Figure 8-1 shows the supply undervoltage margin and accuracy of the TPS3704-Q1 for the example explained in this section. Using a low accuracy supervisor cuts into the available budget for the power-supply ripple and transient response. This gives less flexibility to the user and a more stringent DC/DC converter design.




Figure 8-1. TPS3704-Q1Voltage Threshold Accuracy

Product Folder Links: TPS3704-Q1

#### 8.1.2 Adjustable Voltage Thresholds

The TPS3704-Q1 maximum accuracy (1%) allows for adjustable voltage thresholds using external resistors without adding major inaccuracies to the device. In case the desired monitored voltage is not available, external resistor dividers can be used to set the desired voltage thresholds. Figure 8-2 illustrates an example of how to adjust the voltage threshold with external resistor dividers. For assistance in calculating the external resistors access the TPS3704 adjustable threshold voltage resistor calculator in the Design Tools and Simulation section of the TPS3704 product page. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using a voltage threshold device variant because of the bypass mode of the internal resistor ladder.

For example, consider a 2.0V rail being monitored ( $V_{MON}$ ) using the TPS37042BJOFDDFRQ1 variant. Using Equation 2, R1 = 15k $\Omega$  given that R2 = 10k $\Omega$ ,  $V_{MON}$  = 2V, and  $V_{SENSE1}$  = 0.8V. This device is typically meant to monitor a

0.8V rail with  $\pm 4\%$  voltage thresholds. This means that the device undervoltage threshold  $(V_{IT-(UV)})$  and overvoltage threshold  $(V_{IT+(OV)})$  is 0.768V and 0.832V, respectively. Using Equation 2,  $V_{MON} = 1.92V$  when  $V_{SENSE1} = V_{IT-(UV)}$ . This can be denoted as  $V_{MON-}$ , the monitored undervoltage threshold where the device asserts a reset signal. Using Equation 2 again, the monitored overvoltage threshold  $(V_{MON+}) = 2.08V$  when  $V_{SENSE1} = V_{IT+(OV)}$ . If a wider tolerance or UV only threshold is desired, use a device variant listed in Table 9-2 to determine which device part number matches which application.

$$V_{SENSE1} = V_{MON} \times (R_2 / (R_1 + R_2))$$
 (2)

There are inaccuracies that must be taken into consideration when adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE1 pin that can affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for design specifications. The internal sense resistance  $R_{SENSE1}$  can be calculated by the sense voltage  $V_{SENSE1}$  divided by the sense current  $I_{SENSE1}$  as shown in Equation 4.  $V_{SENSE1}$  can be calculated using Equation 2 depending on the resistor divider and monitored voltage.  $I_{SENSE1}$  can be calculated using Equation 3.

$$I_{SENSE1} = [(V_{MON} - V_{SENSE1}) / R_1] - (V_{SENSE1} / R_2)$$
(3)

$$R_{SENSE1} = V_{SENSE1} / I_{SENSE1}$$
 (4)




Figure 8-2. Adjustable Voltage Threshold With External Resistor Dividers

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



#### 8.2 Typical Applications

# 8.2.1 Design 1: Multi-Rail Window Monitoring for Microcontroller Power Rails

Figure 8-3 show a typical application for the TPS37042-Q1. The TPS37042-Q1 is used to monitor two PMIC (Power Management IC) voltage rails that power the core and I/O voltage of the microcontroller that requires accurate reset delay and voltage supervision. The PMIC leverages the TPS37042-Q1 to monitor the core voltage rail of a MCU similar to the circuit below.




Figure 8-3. TPS37042-Q1 Dual-Channel Monitoring Two Microcontroller Power Rails

#### 8.2.1.1 Design Requirements

**Table 8-1. Design Requirements** 

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT				
Monitored rails	3.3V <sub>I/O</sub> nominal, with alerts if outside of ±8% of 3.3V (including device accuracy), 10ms reset delay	Worst case V <sub>IT+(OV)</sub> = 3.533V (7.06%) Worst case V <sub>IT-(UV)</sub> = 3.071V (-6.94%)				
	1.2V <sub>CORE</sub> nominal, with alerts if outside of ±5% of 1.2V (including device accuracy), 10ms reset delay	Worst case V <sub>IT+(OV)</sub> = 1.2484V (4.03%) Worst case V <sub>IT-(UV)</sub> = 1.1524V (-3.97%)				
Output logic voltage	5V CMOS	5V CMOS				
Maximum system supervision current consumption	25μΑ	5.5μA (20μA max)				

#### 8.2.1.2 Detailed Design Procedure

Submit Document Feedback

Determine which version of the TPS3704-Q1 best fits the monitored rail ( $V_{MON}$ ) and window tolerances found on Table 9-2. The TPS3704-Q1 allows overvoltage and undervoltage monitoring for precise voltage supervision of common rails between 0.4V and 5.5V. This application calls for very tight monitoring of the rail with only ±5% of variation allowed on the 1.2V<sub>CORE</sub> rail. To make sure this requirement is met, the TPS37042-Q1 was chosen for its ±3% thresholds. The 3.3V<sub>I/O</sub> is more flexible and can operate up to 8% variance. Because the TPS3704-Q1 comes in various tolerance options, the ±6% thresholds can be chosen for this voltage rail. To calculate the worst case for  $V_{IT+(OV)}$  and  $V_{IT-(UV)}$ , the accuracy must also be taken into account. The worst-case for  $V_{IT+(OV)}$  and  $V_{IT-(UV)}$  can be calculated shown in Equation 5 and Equation 6 respectively:

$$V_{\text{IT+(OV-Worst Case)}} = V_{\text{MON}} \times (1 + \% \text{Threshold}) \times (1 + \% \text{Accuracy}) = 1.2 \times (1.03) \times (1.01) = 1.2484V$$
 (5)

$$V_{\text{IT-(UV-Worst Case)}} = V_{\text{MON}} \times (1 - \text{\%Threshold}) \times (1 - \text{\%Accuracy}) = 1.2 \times (0.97) \times (0.99) = 1.1524V$$
 (6)

Hysteresis must also be taken into account when determining the OV and UV thresholds such that the release point after the fault is higher than the power-supply tolerance limits. See Figure 6-1 for more details.

When the outputs switch to a high impedance state, the rise time of the RESETx/RESETx pin depends on the pullup resistance and the capacitance on that node. Choose pullup resistors that satisfy both the downstream

Product Folder Links: TPS3704-Q1

timing requirements and the sink current required to have a  $V_{OL}$  low enough for the application;  $10k\Omega$  to  $1M\Omega$  resistors are a good choice for low-capacitive loads.

#### 8.2.2 Design 2: Manual Self-Test Option for Enhanced Functional Safety Use Cases

Figure 8-4 displays a self-test scheme where a manual self-test function can be implemented. Any SENSEx pin can be reserved and used to trigger a fault to be observed at the output, thus pre-checking the TPS3704-Q1 for fault detection. Because the TPS3704-Q1 is functional safety compliant, it helps elevate applications like the automotive ADAS camera achieve ISO 26262 requirements and automotive safety integrity levels. This example uses a TPS37044F-Q1, configured for separate undervoltage and overvoltage (UV/OV) outputs where the SENSE4 thresholds are set at 5.5V for OV and 2V for UV.




Figure 8-4. TPS37044F-Q1 Quad-Channel Monitoring With Manual Self-Test Option for Functional Safety

#### 8.2.2.1 Design Requirements

Table 8-2. Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3V AVDD nominal, with alerts if outside of ±4% of 3.3V (including device accuracy), 10ms reset delay	Worst case V <sub>IT+(OV)</sub> = 3.432V (+4%) Worst case V <sub>IT-(UV)</sub> = 3.168V (-4%)
	1.8V IOVDD nominal, with alerts if outside of ±4% of 1.8V (including device accuracy), 10ms reset delay	Worst case V <sub>IT+(OV)</sub> = 1.872V (+4%) Worst case V <sub>IT-(UV)</sub> = 1.728V (-4%)
	1.2V DVDD nominal, with alerts if outside of ±4% of 1.2V (including device accuracy), 10ms reset delay	Worst case V <sub>IT+(OV)</sub> = 1.248V (+4%) Worst case V <sub>IT-(UV)</sub> = 1.152V (-4%)
SENSE4 (Self-test Option)	100kΩ pullup resistor to VDD with NFET pulldown transistor to GND	UV_Trig = High - causing SENSE4 pin going low UV_Trig = Low - in normal operation
Output logic voltage	5V CMOS	5V CMOS
Max system IDD current	25μΑ	5.5μA (20μA maximum)

#### 8.2.2.2 Detailed Design Procedure


Figure 8-4 shows a self-test scheme where a manual self-test function can be implemented. SENSE4 has an overvoltage (OV) threshold that is set at 5.5V and the undervoltage (UV) threshold set at 2V. SENSE4 can be connected via a  $100k\Omega$  resistor to VDD. The self-test setup gives the added benefit of a built-in overvoltage detector for the rail powering the TPS37044F-Q1. From a functional safety perspective, a voltage supervisor cannot be considered reliable if the supervisor is operating outside its recommended operated limits.

To trigger a manual self-test, pull UV\_Trig high to cause SENSE4 to be logic low, therefore triggering an undervoltage (UV) fault. The UV fault appears at RESET2 as an asserted low signal. By tying both reset outputs to an NMI or interrupt input of the processor, this self-test option scheme serves as a purpose to make sure that RESET2, of the TPS37044F-Q1 is operating properly. For more information on functional safety, see the Functional Safety Manual.




#### 8.2.3 Application Curves

These application curves were taken with the TPS37044A7OHDDFRQ1 device on the TPS3704Q1EVM. Please see the TPS3704Q1EVM User Guide for more information.



**Undervoltage Function** 



#### 8.3 Power Supply Recommendations

#### 8.3.1 Power Supply Guidelines

This device is designed to operate from an input supply with a voltage range between 1.7V to 5.5V. This devise has a 6V absolute maximum rating on the VDD pin. Good analog practice is to place a  $0.1\mu F$  to  $1\mu F$  capacitor between the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power to VDD is susceptible to any large voltage transients that exceed maximum specifications, additional precautions must be taken. See SNVA849 for more information.

#### 8.4 Layout


#### 8.4.1 Layout Guidelines

- Place the external components as close to the device as possible. This configuration prevents parasitic errors from occurring.
- Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum VDD voltage.
- Avoid using long voltage traces to the sense pin. Long traces increase parasitic inductance and cause inaccurate monitoring and diagnostics.



- If SENSEx capacitors (C<sub>SENSEx</sub>) are used, place capacitors as close as possible to the SENSEx pins to
  further improve noise immunity on the SENSEx pins. Placing a 10nF to 100nF capacitors between the
  SENSEx pins and GND can reduce the sensitivity to transient voltages on the monitored signal.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

#### 8.4.2 Layout Example



Vias used to connect pins for application-specific connections
 \*C<sub>SENSEx</sub> capacitors can be added for improve noise immunity

Figure 8-15. Recommended Layout



# 9 Device and Documentation Support

# 9.1 Device Nomenclature

Figure 4-1 in Section 4 and Table 9-1 describe how to decode the function of the device based on its part number listed in Table 9-2.

**Table 9-1. Device Naming Convention** 

Table 9-1. Device Naming Convention									
DESCRIPTION	NOMENCLATURE	VALUE							
Generic part number	TPS3704x-Q1	TPS3704x-Q1							
Channel options	1	One-channel option							
	2	Dual-channel option							
	3	Triple-channel option							
	4	Quad-channel option							
Detection options	Ax, Bx, Cx,	See Table 9-2							
Variant code (output topology)	0	Open-drain, active-low							
	L	Push-pull, active-low							
	Н	Push-pull, active-high							
Reset time delay option	A	20μs reset time delay							
	В	1ms reset time delay							
	С	2ms reset time delay							
	D	3ms reset time delay							
	E	5ms reset time delay							
	F	10ms reset time delay							
	G	15ms reset time delay							
	Н	20ms reset time delay							
	I	25ms reset time delay							
	J	35ms reset time delay							
	К	40ms reset time delay							
	L	50ms reset time delay							
	M	70ms reset time delay							
	N	100ms reset time delay							
	0	140ms reset time delay							
	P	150ms reset time delay							
	R	200ms reset time delay							
	S	280ms reset time delay							
	Т	400ms reset time delay							
	U	560ms reset time delay							
	V	800ms reset time delay							
	W	1120ms reset time delay							
	x	1200ms reset time delay							
Package	DDF	SOT-23 8-pin (1.6mm × 2.9mm)							
Reel	R	Large reel							
Automotive version	Q1	Q100 AEC							

**Table 9-2. Device Threshold Table** 

	Table of E. Bevice Tilledileta Table											
ORDERABLE PART NAME	VARIANT <sup>(3)</sup>	OUTPUT TYPE <sup>(4)</sup>	NUM OF CHAN.	RESET TIME	SENSE1 <sup>(1)</sup> (2)	SENSE2 <sup>(1)</sup> (2)	SENSE3 <sup>(1)</sup> (2)	SENSE4 <sup>(1)</sup> (2)				
TPS37041BPLEDDFRQ1	Fixed	L	1	5ms	0.9V (±7%)	-	-	-				
TPS37042BJOFDDFRQ1	ADJ	0	2	10ms	0.8V (±4%)	0.8V (±4%)	-	-				

Product Folder Links: TPS3704-Q1

**Table 9-2. Device Threshold Table (continued)** 

				conora rabio (continuou)					
ORDERABLE PART NAME	VARIANT <sup>(3)</sup>	OUTPUT TYPE <sup>(4)</sup>	NUM OF CHAN.	RESET TIME	SENSE1 <sup>(1)</sup> (2)	SENSE2 <sup>(1)</sup> (2)	SENSE3 <sup>(1)</sup> (2)	SENSE4 <sup>(1)</sup> (2)	
TPS37042A3OFDDFRQ1	Fixed	0	2	10ms	3.3V (±5%)	1.2V (±5%)	-	-	
TPS37042ZJOFDDFRQ1	Fixed	0	2	10ms	1.95V (±4%)	3.8V (±6%)	-	-	
TPS37043DJOFDDFR	ADJ/Fixed	0	3	10ms	3.3V (-11%)	1.2V (-11%)	0.8V (-8%)	-	
TPS37043A4OFDDFRQ1	Fixed	0	3	10ms	2.8V (±5%)	1.8V (±5%)	1.2V (±5%)	-	
TPS37043A8OFDDFRQ1	Fixed	0	3	10ms	3.3V (±5%)	1.8V (±5%)	1.0V (±5%)	-	
TPS37043CPOFDDFRQ1	ADJ/Fixed	0	3	10ms	3.3V (±4%)	0.75V (±4%)	0.8V (±3%)	-	
TPS37043ZJOFDDFRQ1	Fixed	0	3	10ms	0.95V (±4%)	1.35V (±4%)	1.8V (±4%)	-	
TPS37043LJOFDDFRQ1	ADJ	0	3	10ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	-	
TPS37043CJOFDDFRQ1	ADJ	0	3	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	-	
TPS37043MJOFDDFRQ1	ADJ	0	3	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	-	
TPS37043A5OFDDFRQ1	Fixed	0	3	10ms	3.3V (±4%)	1.8V (±4%)	1.2V (±4%)	-	
TPS37043BJOFDDFRQ1	ADJ	0	3	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	-	
TPS37044BJOFDDFR	ADJ	0	4	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	
TPS37044LJOJDDFR	ADJ	0	4	35ms	0.4V (±5%)	0.4V (±5%)	0.8V (±5%)	0.8V (±5%)	
TPS37044BJOFDDFRQ1	ADJ	0	4	10ms	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	0.8V (±4%)	
TPS37044CJOFDDFRQ1	ADJ	0	4	10ms	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	0.8V (±6%)	
TPS37044MJOFDDFRQ1	ADJ	0	4	10ms	0.4V (±7%)	0.4V (±7%)	0.8V (±7%)	0.8V (±7%)	
TPS37044A4OGDDFRQ1	Fixed	0	4	15ms	3.3V (±8%)	1.8V (±4%)	1.15V (±6%)	1.15V (±6%)	

- (1) Listed percentage denotes window tolerance, see Figure 6-1 for more information
- (2) VIT threshold of 0.8V and 0.4V signifies an adjustable channel
- (3) ADJ denotes an adjustable voltage threshold set by an external resistor divider, see Adjustable Voltage Thresholds for more information.
- (4) Output type "L" designtes Push Pull Active Low and "O" designates Open Drain Active Low. Reference Figure 4-1 for more information

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (August 2023) to Revision C (May 2024)	Page
Removal of orderable part number TPS37042BJOFDDFRQ1	29
Addition of orderable part number TPS37041BPLEDDFRQ1	
Changes from Revision A (May 2022) to Revision B (August 2023)	Page
Condensed verbiage and highlighted presence of device threshold table and calcula	tor tool1
Clarifying text added to window tolerance specification	
Addition of Table 4-1	3
Clarifying text added to window tolerance specification in Figure 6-1	
Addition of reference to adjustable threshold resistor calculator	23
Orderable part name additions to Table 9-2	
Changes from Revision * (March 2021) to Revision A (May 2022)	Paga
Production Data Release	Page
Floudclion Data Nelease	

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

18-Jul-2024 www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS37041BPLEDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1BPQE	Samples
TPS37042A3OFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2A3FQ	Samples
TPS37042ZJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2ZJFQ	Samples
TPS37043A4OFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3A4FQ	Samples
TPS37043A5OFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3A5FQ	Samples
TPS37043A8OFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3A8FQ	Samples
TPS37043BJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3BJFQ	Samples
TPS37043CJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3CJFQ	Samples
TPS37043CPOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3CPFQ	Samples
TPS37043LJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3LJFQ	Samples
TPS37043MJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3MJFQ	Samples
TPS37043ZJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3ZJFQ	Samples
TPS37044A4OGDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4A4GQ	Samples
TPS37044BJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4BJFQ	Samples
TPS37044CJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4CJFQ	Samples
TPS37044MJOFDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4MJFQ	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

# PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3704-Q1:

Catalog: TPS3704

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS37041BPLEDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37042A3OFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37042ZJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043A4OFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043A5OFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043A8OFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043BJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043CJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043CPOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3




# PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS37043LJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043MJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37043ZJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37044A4OGDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37044BJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37044CJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS37044MJOFDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 25-Sep-2024




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS37041BPLEDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37042A3OFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37042ZJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043A4OFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043A5OFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043A8OFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043BJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043CJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043CPOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043LJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043MJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37043ZJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37044A4OGDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37044BJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37044CJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TPS37044MJOFDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0



PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated