

# MIDRANGE INPUT SYNCHRONOUS BUCK CONTROLLER WITH ADVANCED SEQUENCING AND OUTPUT MARGINING

#### **FEATURES**

- Operation over 4.5 V to 18 V Input Range
- Adjustable Frequency (Between 100 kHz and 600 kHz) Current Feedback Control
- Output Voltage Range From 0.7 V to 5.5 V
- Simultaneous, Ratiometric and Sequential Startup Sequencing
- Adaptive Gate Drive
- Remote Sensing (Via Separate GND/PGND)
- Internal Gate Drivers for N-channel MOSFETs
- Internal 5-V Regulator
- 24-Pin QFN Package
- Thermal Shutdown
- Programmable Overcurrent Protection
- Power Good Indicator
- 1%, 690-mV Reference
- Output Margining, 3% and 5%
- Programmable UVLO (with Programmable Hysteresis)
- Frequency Synchronization


#### APPLICATIONS

- Servers
- Networking Equipment
- Cable Modems and Routers
- XDSL Modems and Routers
- Set-Top Boxes
- Telecommunications Equipment
- Power Supply Modules

# **DESCRIPTION**

The TPS40100 is a mid voltage, wide-input (between 4.5 V and 18 V), synchronous, step-down controller. The TPS40100 offers programmable closed loop soft-start, programmable UVLO (with programmable hysteresis), programmable inductor sensed current limit and can be synchronized to other timebases. The TPS40100 incorporates MOSFET gate drivers for external N-channel high-side and synchronous rectifier (SR) MOSFET. Gate drive logic incorporates adaptive anti-cross conduction circuitry for improved efficiency, reducing both cross conduction and diode conduction in the rectifier MOSFET. The externally programmable current limit provides a hiccup overcurrent recovery characteristic.

#### TYPICAL APPLICATION





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	PART NUMBER (1)		
-40°C to 85°C	OFN	TPS40100RGER		
-40 C to 85 C	QFN	TPS40100RGET		

(1) The QFN package (RGE) is available taped and reeled only. Use large reel device type R (TPS40100RGER) to order quantities of 3,000 per reel. Use small reel device type T (TPS40100RGET) to order quantities of 250 per reel.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

			TPS40100	UNIT
		VDD	-0.3 to 20	
		5VBP, BIAS, FB, ILIM, ISNS, LDRV, MGU, MGD, PG, SS, SYNC, UVLO, VO	-0.3 to 6	
		BST to SW, HDRV to SW <sup>(2)</sup>	-0.3 to 6.0	
$V_{IN}$	Input voltage range	SW	-1.5 to V <sub>VIN</sub>	V
	, ,	SW (transient) < 100 ns	-6 to 30	
		TRKIN	-0.3 to 20	
		GND to PGND -0	-0.3 to 0.3	
		TRKOUT	-0.3 to 8.0	
		HDRV, LDRV (RMS)	0.5	
		HDRV, LDRV (peak)	2.0	A
		FB, COMP, TRKOUT	10 to -10	mA
		SS	20 to -20	
I <sub>IN</sub>	Input current range	PG	20	
		GM	1	mA
		RT	10	
		V5BP	50(3)	
		RT source	100	μΑ
T <sub>J</sub>	Operating junction tem	-40 to 125	°C	
T <sub>stg</sub>	Storage temperature	-55 to 150		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) V5BP current includes gate drive current requirements. Observe maximum T, rating for the device.

<sup>(2)</sup> BST to SW and HDRV to SW are relative measurements. BST and HDRV can be this amount of voltage above or below the voltage at SW.



# **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \leq T_{A} = T_{J} \leq 85^{\circ}C, \ V_{VDD} = 12 \ V, \ R_{RT} = 182 \ k\Omega, \ R_{GM} = 232 \ k\Omega, \ R_{ILIM} = 121 \ k\Omega \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOI	LTAGE					
$V_{VDD}$	Operating range		4.5		18.0	V
OPERATIN	IG CURRENT				,	
I <sub>DD</sub>	Quiescent current	V <sub>FB</sub> > 0.8 V, 0% duty cycle	1.3	1.8	2.5	mA
I <sub>SD</sub>	Shutdown current	V <sub>UVLO</sub> < 1 V		500		μΑ
5VPB						
		7 V ≤ V <sub>VDD</sub> ≤ 18 V, 0 mA ≤ I <sub>LOAD</sub> ≤ 30 mA	4.7	5.0	5.3	
	Internal regulator	4.5 V ≤ V <sub>VDD</sub> < 7 V, 0 mA ≤ I <sub>LOAD</sub> ≤ 30 mA	4.3	5.0	5.3	V
OSCILLAT	OR/RAMP GENERATOR	100				
f <sub>SW</sub>	Programmable oscillator frequency		100		600	
	Oscillator frequency accuracy	$4.5 \text{ V} \le \text{V}_{\text{VDD}} < 18 \text{ V},$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	250	275	300	kHz
V <sub>RAMP</sub>	Ramp amplitude <sup>(1)</sup>			0.5		V <sub>P-P</sub>
t <sub>OFF</sub>	Fixed off-time			100	150	ns
D <sub>MIN</sub>	Minimum duty cycle				0%	
t <sub>MIN</sub>	Minimum controllable pulse width (1)	$C_{LOAD} = 4.7 \text{ nF}, -40^{\circ}\text{C} \le T_A = T_J \le 125^{\circ}\text{C}$			175	ns
V <sub>VLY</sub>	Valley voltage <sup>(1)</sup>	EO/ID · // C	1.0	1.6	2.0	V
	CY SYNCHRONIZATION					
V <sub>IH</sub>	High-level input voltage		2			
V <sub>IL</sub>	Low-level input voltage				0.8	V
I <sub>SYNC</sub>	Input current, SYNC	V <sub>SYNC</sub> = 2.5 V	4.0	5.5	10.0	μΑ
t <sub>SYNC</sub>	Mimimum pulse width, SYNC		50			
t <sub>SYNC_SH</sub>	Minimum set-up/hold time, SYNC (2)		100			ns
	RT AND FAULT IDLE					
I <sub>SS</sub>	Soft-start source (charge) current		13	20	25	
I <sub>SS SINK</sub>	Soft-start sink (discharge) current		3.4	5.0	6.6	μΑ
V <sub>SSC</sub>	Soft-start completed voltage		3.25	3.40	3.75	
V <sub>SSD</sub>	Soft-start discharged voltage		0.15	0.20	0.25	V
	Retry interval time to SS time ratio (1)		16			
V <sub>SSOS</sub>	Offset from SS to error amplifier		300	500	800	mV
ERROR AN	MPLIFIER				Į.	
GBWP	Gain bandwidth product <sup>(1)</sup>		3.5	5.0		MHz
AVOL	Open loop		60	80		dB
I <sub>BIAS</sub>	Input bias current, FB			50	200	nA
I <sub>OH</sub>	High-level output current		2	3		
I <sub>OL</sub>	Low-level output current		2	3		mA
	Slew rate <sup>(1)</sup>			2.1		V/μs
FEEDBAC	K REFERENCE					
		T <sub>A</sub> =25°C	686	690	694	
$V_{FB}$	Feedback voltage reference	-40°C < T <sub>A</sub> = T <sub>J</sub> ≤ 125°C				mV

<sup>(1)</sup> Ensured by design. Not production tested.(2) To meet set up time requirements for the synchronization circuit, a negative logic pulse must be greater than 100 ns wide.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $-40^{\circ}C \leq T_{A} = T_{J} \leq 85^{\circ}C, \ V_{VDD} = 12 \ V, \ R_{RT} = 182 \ k\Omega, \ R_{GM} = 232 \ k\Omega, \ R_{ILIM} = 121 \ k\Omega \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE N	NARGINING					
V	Feedback voltage margin 5% up	V <sub>MGU</sub> ≤ 500 mV	715	725	735	mV
$V_{FBMGU}$	Feedback voltage margin 3% up	2 V ≤ V <sub>MGU</sub> ≤ 3 V	700	711	720	IIIV
I <sub>MGUP</sub>	Margin-up bias current		60	80	100	μΑ
V	Feedback voltage margin 5% down	V <sub>MGD</sub> ≤ 500 mV	645	655	665	A
$V_{FBMGD}$	Feedback voltage margin 3% down	2 V ≤ V <sub>MGD</sub> ≤ 3 V	660	669	680	mA
I <sub>MGDN</sub>	Margin-down bias current		60	80	100	μΑ
t <sub>MGDLY</sub>	Margining delay time (3)			12	30	
t <sub>MGTRAN</sub>	Margining transition time		1.5	7.0		ms
CURRENT S	SENSE AMPLIFIER					
gm <sub>CSA</sub>	Current sense amplifier gain	T <sub>J</sub> =25°C	300	333	365	μS
TC <sub>GM</sub>	Amplifier gain temperature coefficient			-2000		ppm/°C
$V_{GMLIN}$	Gm linear range voltage	T <sub>J</sub> =25°C	-50		50	mV
I <sub>ISNS</sub>	Bias current at ISNS pin	V <sub>VO</sub> = V <sub>ISNS</sub> = 3.3 V			250	nA
		10.10	0		6	
V <sub>GMCM</sub>	Input voltage common mode	4.5 V ≤ V <sub>IN</sub> ≤ 5.5 V	0		3.6	V
CURRENT L	 LIMIT					
V <sub>ILIM</sub>	ILIM pin voltage to trip overcurrent		1.44	1.48	1.52	V
t <sub>ILIMDLY</sub>	Current limit comparator propagation delay	HDRV transition from on to off		70	140	ns
	ECIFICATIONS		1			
t <sub>RHDRV</sub>	HIgh-side driver rise time (4)	C <sub>LOAD</sub> = 4.7 nF		57		
t <sub>FHDRV</sub>	HIgh-side driver fall time (4)	C <sub>LOAD</sub> = 4.7 nF		47		ns
I <sub>HDRVSRPKS</sub>	HIgh-side driver peak source current <sup>(4)</sup>	LOND		800		
I <sub>HDRVSRMIL</sub>	HIgh-side driver source current at 2.5 V <sup>(4)</sup>	V <sub>HDRV</sub> - V <sub>SW</sub> = 2.5 V		700		mA
I <sub>HSDVSNPK</sub>	HIgh-side driver peak sink current <sup>(4)</sup>	TIDITY SW		1.3		
I <sub>HDRVSNMIL</sub>	High-side driver sink current at 2.5 V <sup>(4)</sup>	V <sub>HDRV</sub> - V <sub>SW</sub> = 2.5 V		1.2		Α
R <sub>HDRVUP</sub>	HIgh-side driver pullup resistance	I <sub>HDRV</sub> = 300 mA		2.4	4.0	
R <sub>HDRVDN</sub>	HIgh-side driver pulldown resistance	I <sub>HDRV</sub> = 300 mA		1.0	1.8	Ω
t <sub>RLDRV</sub>	Low-side driver rise time (4)	C <sub>LOAD</sub> = 4.7 nF		57		
t <sub>FLDRV</sub>	Low-side driver fall time (4)	C <sub>LOAD</sub> = 4.7 nF		47		ns
ILDRVSRPK	Low-side driver peak source current (4)	-LOAD		800		
I <sub>LDRVSNMIL</sub>	Low-side driver source current at 2.5 V <sup>(4)</sup>	V <sub>LDBV</sub> = 2.5 V		700		mA
I <sub>LSDVSNPK</sub>	Low-side driver peak sink current <sup>(4)</sup>	- LUNV		1.3		
LODVOINTK	Low-side driver sink current at 2.5 V <sup>(4)</sup>	V <sub>LDRV</sub> = 2.5 V		1.2		Α
R <sub>LDRVUP</sub>	Low-side driver pullup resistance	I <sub>LDRV</sub> = 300 mA		2.0	4.0	
R <sub>LDRVDN</sub>	Low-side driver pulldown resistance	I <sub>LDRV</sub> = 300 mA		0.8	1.5	Ω
I <sub>SWLEAK</sub>	Leakage current from SW pin	·LDAV 333	-1		1	μΑ
POWERGO	<u> </u>		'		•	μπ
V <sub>LPGD</sub>	Powergood low voltage	I <sub>PGD</sub> = 2 mA		30	100	mV
_	Powergood delay time	'PGD" = ''" (	15	25	35	
t <sub>PGD</sub>	1 owergood delay little	V <sub>VDD</sub> = OPEN, 10-kΩ pullup to external	10	20	33	μs
$V_{LPGDNP}$	Powergood low voltage , no device power	5-V supply		1.00	1.25	V
V <sub>OV</sub>	Power good overvoltage threshold, V <sub>FB</sub>			765		
V <sub>UV</sub>	Power good undervoltage threshold, V <sub>FB</sub>			615		mV

Margining delay time is the time delay from an assertion of a margining command until the output voltage begins to transition to the margined voltage.
Ensured by design. Not production tested.



# **ELECTRICAL CHARACTERISTICS (continued)**


 $-40^{\circ}C \leq T_{A} = T_{J} \leq 85^{\circ}C, \ V_{VDD} = 12 \ V, \ R_{RT} = 182 \ k\Omega, \ R_{GM} = 232 \ k\Omega, \ R_{ILIM} = 121 \ k\Omega \ (unless otherwise noted)$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRACKING	AMPLIFIER					
\/	Tracking amplifier input offset voltage	V <sub>TRKOS</sub> = V <sub>TRKIN</sub> - V <sub>O</sub> ; V <sub>VO</sub> ≤ 2 V	7	25	40	mV
V <sub>TRKOS</sub>	Tracking amplifier input offset voltage	V <sub>TRKOS</sub> = V <sub>TRKIN</sub> - V <sub>O</sub> ; 2 V < V <sub>VO</sub> ≤ 6 V	-5	25	40	IIIV
V <sub>TRKCM</sub>	Input common mode, active range		0		6	
V	Tracking amplifier voltage range	$4.5 \text{ V} \leq \text{V}_{\text{VDD}} \leq 5.5 \text{ V}$	0		3.6	
$V_{TRK}$	Tracking amplifier voltage range	5 V < V <sub>VDD</sub> ≤ 18 V <sup>(5)</sup>	0		6	V
V	High-level output voltage, TRKOUT	V <sub>VDD</sub> = 12 V	5.0	6.5	8.0	V
V <sub>HTKROUT</sub>	nigii-level output voltage, ThrooT	V <sub>VDD</sub> = 4.5 V	3.2	3.6		
V <sub>LTKROUT</sub>	Low-level output voltage, TRKOUT		0		0.5	
I <sub>SRCTRKOUT</sub>	Source current, TRKOUT		0.65	2.00		mA
I <sub>SNKTRKOUT</sub>	Sink current, TRKOUT		1	2		IIIA
$V_{TRKDIF}$	Differential voltage from TRKIN to VO				18	V
GBWP <sub>TRK</sub>	Tracking amplifier gain bandwidth product (6)		1			MHz
AVOL <sub>TRK</sub>	Tracking amplifier open loop DC gain (6)		60			dB
PROGRAM	MABLE UVLO				· ·	
$V_{UVLO}$	Undervoltage lockout threshold		1.285	1.332	1.378	V
I <sub>UVLO</sub>	Hysteresis current		9.0	10.0	10.8	μΑ
INTERNALL	Y FIXED UVLO					
V <sub>UVLOFON</sub>	Fixed UVLO turn-on voltage at VDD pin	-40°C ≤ T <sub>A</sub> < 125°C	3.850	4.150	4.425	V
V <sub>UVLOFOFF</sub>	Fixed UVLO turn-off voltage at VDD pin		3.75	4.06	4.35	V
V <sub>UVLOHYST</sub>	UVLO hysteresis at VDD pin			85		mV
THERMAL S	SHUTDOWN				·	
T <sub>SD</sub>	Thermal shutdown temerature (6)		130	165		°C
T <sub>SDHYST</sub>	Hysteresis <sup>(6)</sup>			25		°C

- (5) Amplifier can track to the lesser of 6 V or  $(V_{DD} \times 0.95)$
- (6) Ensured by design. Not production tested.

# **DEVICE INFORMATION**

RGE PACKAGE (BOTTOM VIEW)






# **DEVICE INFORMATION (continued)**

# **TERMINAL FUNCTIONS**

TEF	RMINAL		
NAME	NO.	I/O	DESCRIPTION
5VBP	14	0	Output of an internal 5-V regulator. A 1-µF bypass capacitor should be connected from this pin to PGND. Power for external circuitry may be drawn from this pin. The total gate drive current and external current draw should not cause the device to exceed thermal capabilities
BIAS	8	0	The bypassed supply for internal device circuitry. Connect a $0.1$ - $\mu$ F or greater ceramic capacitor from this pin to GND.
BST	15	I	Gate drive voltage for the high-side N-channel MOSFET. An external diode must be connected from 5VBP (A) to BST(K). A schottky diode is recommended for this purpose. A capacitor must be connected from this pin to the SW pin.
COMP	1	0	Output of the error amplifier. A feedback network is connected from this pin to the FB pin for control loop compensation.
FB	2	ı	Inverting input to the error amplifier. In normal operation the voltage on this pin is equal to the internal reference voltage (approximately 690 mV).
GM	11	I	Connect a resistor from this pin to GND to set the gain of the current sense amplifier.
GND	9	-	Low power or signal ground for the device. All <i>signal</i> level circuits should be referenced to this pin unless otherwise noted.
HDRV	16	0	Floating gate drive for the high side N-channel MOSFET.
ILIM	6	0	Current limit pin used to set the overcurrent threshold and transient ride out time. An internal current source that is proportional to the inductor current sets a voltage on a resistor connected from this pin to GND. When this voltage reaches 1.48 V, an overcurrent condition is declared by the device. Adding a capacitor in parallel with the resistor to GND sets a time delay that can be used to help avoid nuisance trips.
ISNS	19	I	Input from the inductor DCR sensing network. This input signal is one of the inputs to the current sense amplifier for current feedback control and overcurrent protection
LDRV	13	0	Gate drive for the N-channel synchronous rectifier.
MGD	23	I	Margin down pin used for load stress test. When this pin is pulled to GND through less than 10 k $\Omega$ , the output voltage is decreased by 5%. The 3% margin down at the output voltage is accommodated when this pin is connected to GND through a 30-k $\Omega$ resistor.
MGU	24	I	Margin up pin used for load stress test. When this pin is pulled to GND through less than 10 k $\Omega$ , the output voltage is increased by 5%. The 3% margin up at the output voltage is accommodated when this pin is connected to GND through a 30-k $\Omega$ resistor.
PG	21	0	Open drain power good output for the device. This pin is pulled low when the voltage at the FB pin is more than 10% higher or lower than 690 mV, a UVLO condition exists, soft-start is active, tracking is active, an overcurrent condition exists or the die is over temperature.
PGND	12	-	Power ground for internal drivers
RT	7	I	A resistor connected from this pin to GND sets operating frequency.
SS	10	I	Soft-start programming pin. A capacitor connected from this pin to ground programs the soft-start time. This pin is also used as a time out function during an overcurrent event.
SW	17	I	Connected to the switched node of the converter. This pin is the return line for the flying high side driver.
SYNC	22	I	Rising edge triggered synchronization input for the device. This pin can be used to synchronize the oscillator frequency to an external master clock. This pin may be left floating or grounded if the function is not used.
TRKIN	4	I	Control input allowing simultaneous startup of multiple controllers. The converter output tracks TRKIN voltage with a small controlled offset (typically 25 mV) when the tracking amplifier is used. See application section for more information.
TRKOUT	3	0	Output of the tracking amplifier. If the tracking feature is used, this pin should be connected to FB pin through a resistor in series with a diode. The resistor value can be calculated from the equivalent impedance at the FB node. The diode should be a low leakage type to minimize errors due to diode reverse current. For further information on compensation of the tracking amplifier refer to the application information
UVLO	5	I	Provides for programming the undervoltage lockout level and serves as a shutdown input for the device.
VDD	18	I	Supply voltage for the device.
VO	20	I	Output voltage. This is the reference input to the current sense amplifier for current mode control and overcurrent protection.



#### **FUNCTIONAL BLOCK DIAGRAM**





#### APPLICATION INFORMATION

#### Introduction

The TPS40100 is a synchronous buck controller targeted at applications that require sequencing and output voltage margining features. This controller uses a current feedback mechanism to make loop compensation easier for loads that can have wide capacitance variations. Current sensing (for both current feedback and overcurrent) is true differential and can be done using the inductor DC resistance (with a R-C filter) or with a separate sense resistor in series with the inductor. The overcurrent level is programmable independently from the amount of current feedback providing greater application flexibility. Likewise, the overcurrent function has user programmable integration to eliminate nuisance tripping and allow the user to tailor the response to application requirements. The controller provides an integrated method to margin the output voltage to  $\pm$  3% and  $\pm$  5% of its nominal value by simply grounding one of two pins directly or through a resistance. Powergood and clock synchronization functions are provided on dedicated pins. Users can program operating frequency and the closed loop soft-start time by means of a resistor and capacitor to ground respectively. Output sequencing/tracking can be accomplished in one of three ways: sequential (one output comes up, then a second comes up), ratiometric (one or more outputs reach regulation at the same time — the voltages all follow a constant ration while starting) and simultaneous (one or more outputs track together on startup and reach regulation in order from lowest to highest).

#### **Programming Operating Frequency**

Operating frequency is set by connecting a resistor to GND from the RT pin. The relationship is:


$$R_{T} = \left(\frac{-3.98 \times 10^{4}}{f_{SW}^{2}}\right) + \left(\frac{5.14 \times 10^{4}}{f_{SW}}\right) - 8.6 \text{ (k}\Omega)$$
(1)

where

- f<sub>SW</sub> is the switching frequency in kHz
- R<sub>T</sub> is in kΩ

Figure 1 and Figure 2 show the relationship between the switching frequency and the  $R_T$  resistor as described in Equation 1. The scaling is different between them to allow the user a more accurate views at both high and low frequency.





#### Selecting an Inductor Value

The inductor value determines the ripple current in the output capacitors and has an effect on the achievable transient response. A large inductance decreases ripple current and output voltage ripple, but is physically larger than a smaller inductance at the same current rating and limits output current slew rate more that a smaller inductance would. A lower inductance increases ripple current and output voltage ripple, but is physically smaller than a larger inductance at the same current rating. For most applications, a good compromise is selecting an inductance value that gives a ripple current between 20% and 30% of the full load current of the converter. The required inductance for a given ripple current can be found from:

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN} \times f_{SW} \times \Delta I} \quad (H)$$
(2)

where

- L is the inductance value (H)
- V<sub>IN</sub> is the input voltage to the converter (V)
- V<sub>OUT</sub> is the output voltage of the converter (V)
- f<sub>SW</sub> is the switching frequency chosen for the converter (Hz)
- ΔI is the peak-to-peak ripple current in the inductor (A)

# **Selecting the Output Capacitance**

The required value for the output capacitance depends on the output ripple voltage requirements and the ripple current in the inductor, as well as any load transient specifications that may exist.

The output voltage ripple depends directly on the ripple current and is affected by two parameters from the output capacitor: total capacitance and the capacitors equivalent series resistance (ESR). The output ripple voltage (worst case) can be found from:



$$\Delta V = \Delta I \times \left[ ESR + \left( \frac{1}{8 \times C_{OUT} \times f_{SW}} \right) \right]$$
 (V)

#### where

- ΔV is the peak to peak output ripple voltage (V)
- $\Delta I$  is the peak-to-peak ripple current in the inductor (A)
- f<sub>SW</sub> is the switching frequency chosen for the converter (Hz)
- C<sub>OUT</sub> is the capacitance value of the output capacitor (F)
- ESR is the equivalent series resistance of the capacitor,  $C_{OUT}$  ( $\Omega$ )

For electrolytic capacitors, the output ripple voltage is almost entirely (90% or more) due to the ESR of the capacitor. When using ceramic output capacitors, the output ripple contribution from ESR is much smaller and the capacitance value itself becomes more significant. Paralleling output capacitors to achieve a desired output capacitance generally lowers the effective ESR more effectively than using a single larger capacitor. This increases performance at the expense of board area.

If there are load transient requirements that must be met, the overshoot and undershoot of the output voltage must be considered. If the load suddenly increases, the output voltage momentarily dips until the current in the inductor can ramp up to match the new load requirement. If the feedback loop is designed aggressively, this undershoot can be minimized. For a given undershoot specification, the required output capacitance can be found by:

$$C_{O(under)} = \frac{L \times I_{STEP}^{2}}{2 \times V_{UNDER} \times D_{MAX} \times (V_{IN} - V_{OUT})}$$
 (F)

#### where

- ullet  $C_{O(under)}$  is the output capacitance required to meet the undershoot specification (F)
- L is the inductor value (H)
- I<sub>STEP</sub> is the change in load current (A)
- V<sub>UNDER</sub> is the maximum allowable output voltage undershoot
- D<sub>MAX</sub> is the maximum duty cycle for the converter
- V<sub>IN</sub> is the input voltage
- V<sub>OUT</sub> is the output voltage

Similarly, if the load current suddenly goes from a high value to a low value, the output voltage overshoots. The ouput voltage rises until the current in the inductor drops to the new load current. The required capacitance for a given amount of overshoot can be found by:

$$C_{O(over)} = \frac{L \times I_{STEP}^{2}}{2 \times V_{OVER} \times V_{OUT}}$$
 (F) (5)

#### where

- ullet  $C_{O(over)}$  is the output capacitance required to meet the undershoot specification (F)
- L in the inductor value (H)
- I<sub>STEP</sub> is the change in load current (A)
- V<sub>OVER</sub> is the maximum allowable output voltage overshoot
- V<sub>OUT</sub> is the output voltage

The required value of output capacitance is the maximum of C<sub>O(under)</sub> and C<sub>O(over)</sub>.

Knowing the inductor ripple current, the switching frequency, the required load step and the allowable output voltage excursion allows calculation of the required output capacitance from a transient response perspective. The actual value and type of output capacitance is the one that satisfies both the ripple and transient specifications.



# Calculating the Current Sense Filter Network

The TPS 40100 gets current feedback information by sensing the voltage across the inductor resistance,  $R_{LDC}$ . In order to do this, a filter must be constructed that allows the sensed voltage to be representative of the actual current in the inductor. This filter is a series R-C network connected across the inductor as shown in Figure 3.




Figure 3. Current Sensing Filter Circuit

If the  $R_{FLT}$ - $C_{FLT}$  time constant is matched to the  $L/R_{LDC}$  time constant, the voltage across  $C_{FLT}$  is equal to the voltage across  $R_{LDC}$ . It is recommended to keep  $R_{FLT}$  10 k $\Omega$  or less.  $C_{FLT}$  can be arbitrarily chosen to meet this condition (100 nF is suggested).  $R_{FLT}$  can then be calculated.

$$R_{FLT} = \frac{L}{R_{LDC} \times C_{FLT}} - 100 (\Omega)$$
(6)

where

- $R_{FLT}$  is the current sense filter resistance ( $\Omega$ )
- C<sub>FLT</sub> is the current sense filter capacitance (F)
- L is the output inductance (H)
- $R_{LDC}$  is the DC resistance of the output inductor ( $\Omega$ )

When laying out the board, better performance can be accomplished by locating  $C_{FLT}$  as close as possible to the VO and ISNS pins. The closer the two resistors can be brought to the device the better as this reduces the length of high impedance runs that are susceptible to noise pickup. The  $100-\Omega$  resistor from  $V_{OUT}$  to the VO pin of the device is to limit current in the event that the output voltage dips below ground when a short is applied to the output of the converter.

#### **Compensation for Inductor Resistance Change Over Temperature**

The resistance in the inductor that is sensed is the resistance of the copper winding. This value changes over temperature and has approximately a 4000 ppm/°C temperature coefficient. The gain of current sense amplifier in the TPS40100 has a built in temperature coefficient of approximately -2000 ppm/°C. If the circuit is physically arranged so that there is good thermal coupling between the inductor and the device, the thermal shifts tend to offset. If the thermal coupling is perfect, the net temperature coefficient is 2000 ppm/°C. If the coupling is not perfect, the net temperature coefficient lies between 2000 ppm/°C and 4000 ppm/°C. For most applications this is sufficient. If desired, the temperature drifts can be compensated for. The following compensation scheme assumes that the temperature rise at the device is directly proportional to the temperature rise at the inductor. If this is not the case, compensation accuracy suffers. Also, there is generally a time lag in the temperature rise at the device vs. at the inductor that could introduce transient errors beyond those predicted by the compensation.

Also, the 100- $\Omega$  resistor in Figure 3 is not shown. However, it is required if the output voltage can dip below ground during fault conditions. The calculations are not affected, other than increasing the effective value of  $R_{F1}$  by  $100-\Omega$ .



The relative resistance change in the inductor is given by:

$$R_{REL(L)} = 1 + TC_L \times (T_L - T_{BASE})$$
 (dimensionless) (7)

#### where

- R<sub>REL(L)</sub> is the relative resistance of the inductor at T<sub>L</sub> compared to the resistance at T<sub>BASE</sub>
- TC<sub>L</sub> is the temperature coefficient of copper, 4000 ppm/°C or 0.004
- T<sub>L</sub> is the inductor copper temperature (°C)
- T<sub>BASE</sub> is the reference temperature, typically lowest ambient (°C)

The relative gain of the current sense amplifier is given by a similar equation:

$$gm_{(REL)} = 1 + TC_{GM} \times (T_{IC} - T_{BASE})$$
 (dimensionless) (8)

#### where

- gm<sub>REL</sub> is the relative gain of the amplifier at T<sub>IC</sub> compared to the gain at T<sub>BASE</sub>
- TC<sub>GM</sub> is the temperature coefficient of the amplifier gain, -2000 ppm/°C or -0.002
- T<sub>IC</sub> is the device junction temperature (°C)
- $T_{\text{BASE}}$  is the reference temperature, typically lowest ambient (°C)

The temperature rise of the device can usually be related to the temperature rise of the inductor. The relationship between the two temperature rises can be approximated as a linear relationship in most cases:

$$T_{IC} - T_{BASE} = (T_L - T_{BASE}) \times k_{THM}$$
(9)

#### where

- T<sub>IC</sub> is the device junction temperature (°C)
- T<sub>BASE</sub> is the reference temperature, typically lowest ambient (°C)
- T<sub>L</sub> is the inductor copper temperature (°C)
- k<sub>THM</sub> is the constant that relates device temperature rise to the inductor temperature rise and must be determined experimentally for any given design

With these assumptions, the effective inductor resistance over temperature is:

$$R_{REL(eff)} = R_{REL(L)} \times gm_{REL} = \left[1 + TC_L \left(T_L - T_{BASE}\right)\right] \times \left[1 + k_{THM} \times TC_{GM} \times \left(T_L - T_{BASE}\right)\right]$$
 (dimensionless) (10)

 $R_{\text{REL}(\text{eff})}$  is the relative effective resistance that must be compensated for when doing the compensation. The circuit of Figure 4 shows a method of compensating for thermal shifts in current limit. The NTC thermistor ( $R_{\text{NTC}}$ ) must be well coupled to the inductor.  $C_{\text{FLT}}$  should be located as close to the device as possible.






Figure 4. Compensation for Temperature Coefficient of the Inductor Resistance

The first step is to determine an attenuation ratio  $\alpha$ . This ratio should be near to 1 but not too close. If it is too close to 1, the circuit requires large impedances and thermistor values too high. If  $\alpha$  is too low, the current signal is attenuated unnecessarily. A suggested value is 0.8.

$$\alpha \simeq 0.8 \frac{R_{THE}}{R_{THE} + R_{F1}}$$
 (dimensionless) (11)

 $R_{\text{THE}}$  is the equivalent resistance of the  $R_{\text{F2}}\text{-}R_{\text{F3}}\text{-}R_{\text{NTC}}$  network:

$$R_{THE} = R_{F2} + \frac{R_{F3} \times R_{NTC}}{R_{F3} + R_{NTC}} \quad (\Omega)$$
(12)

The base temperature ( $T_{BASE}$ ) should be selected to be the lowest temperature of interest for the thermal matching – the lowest ambient expected. The resistance of the inductor at this base temperature should be used to calculate effective resistance. The expected current sense amplifier gain at  $T_{BASE}$  should be used for calculating over current components ( $R_{ILIM}$ ).

The next step is to decide at what two temperatures the compensation is matched to the response of the deviceand inductor copper, T1 and T2. Once these are chosen, an NTC thermistor can be chosen and its value found from its data sheet at these two temperatures:  $R_{\text{NTC}(T1)}$  and  $R_{\text{NTC}(T2)}$ . The component values in the network can be calculated using the following equations:



$$R_{F1} = \frac{L}{R_{LDC(Tbase) \times C_{FLT} \times \alpha}} (\Omega)$$
(13)

$$R_{LDC(T1)} = R_{LDC(Tbase)} \times R_{REL(effT1)}$$
 ( $\Omega$ ) (14)

$$R_{LDC(T2)} = R_{LDC(Tbase)} \times R_{REL(effT2)} \quad (\Omega)$$
(15)

$$R_{THE(T1)} = \frac{\alpha \times R_{LDC(Tbase)} \times R_{F1}}{R_{LDC(T1)} - \alpha \times R_{LDC(Tbase)}} \quad (\Omega)$$
(16)

$$R_{THE(T2)} = \frac{\alpha \times R_{LDC(Tbase)} \times R_{F1}}{R_{LDC(T2)} - \alpha \times R_{LDC(Tbase)}} \quad (\Omega)$$
(17)

$$a = 1 - \frac{R_{NTC(T1)} - R_{NTC(T2)}}{R_{THE(T1)} - R_{THE(T2)}}$$
 (dimensionless) (18)

$$b = R_{NTC(T1)} + R_{NTC(T2)} \quad (\Omega)$$
(19)

$$c = R_{NTC(T1)} \times R_{NTC(T2)} (\Omega^2)$$
(20)

$$R_{F3} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \quad (\Omega)$$
 (21)

$$R_{F2} = \frac{R_{THE(T1)} \times (R_{F3} + R_{NTC(T1)}) - R_{F3} \times R_{NTC(T1)}}{R_{F3} + R_{NTC(T1)}} \quad (\Omega)$$
(22)

where

- . L is the value of the output inductance (H)
- C<sub>FLT</sub> is the value of the current sense filter capacitor (F)
- $\alpha$  is the attenuation ratio chosen from Equation 11
- R<sub>THE(T1)</sub>, R<sub>THE(T2)</sub> are the equivalent resistances of the R<sub>THE</sub> network at temperatures T1 and T2
- $R_{LDC(Tbase)}$  is the DC resistance of the inductor at temperature  $T_{BASE}$  in  $\Omega$
- R<sub>LDC(T1)</sub>, R<sub>LDC(T2)</sub> are the inductor resistances at temperatures T1 and T2
- R<sub>REL(effT1)</sub>, R<sub>REL(effT2)</sub>, are the relative resistances of the inductor at T1 and T2 vs. Tbase
- $R_{NCT(T1)}$ ,  $R_{NTC(T2)}$  are the effective resistance of the NTC thermistor at temperatures T1 and T2

#### **Establishing Current Feedback**

The amount of current feedback in a given application is programmable by the user. The amount of current feedback used is intended to be just enough to reduce the Q of the output filter double pole. This allows design of a converter control loop that is stable for a very wide range of output capacitance. Setting the current feedback higher offers little real benefit and can actually degrade load transient response, as well as introduce pulse skipping in the converter. The current feedback is adjusted by setting the gain of the current sense amplifier. The amplifier is a transconductance type and its gain is a set by connecting a resistor from the GM pin to GND:

$$R_{GM} = \frac{3}{43.443 \times gm_{CSA}^2 + 0.01543 \times gm_{CSA} + 3.225 \times 10^{-6}} \quad (\Omega)$$
(23)


where

- $R_{GM}$  is the resistor that sets the gain of the amplifier ( $\Omega$ )
- gm<sub>CSA</sub> is the gain of the current sense amplifier (S)

The value of the sense amplifier gain should be less than 1000  $\mu$ S, and more than 250  $\mu$ S, with the resulting gain setting resistor greater than 50 k $\Omega$ . As a suggested starting point, set the gain of the current sense amplifier to a nominal 280  $\mu$ S with RGM of 279 k $\Omega$ . This value should accommodate most applications adequately. Figure 5 shows the current sense amplifier gain setting resistance vs. the sense amplifier gain.



#### **CURRENT SENSE AMPLIFIER GAIN SETTING RESISTANCE**



#### **Control to Output Gain of the Converter**

A model that gives a good first order approximation to the control to output gain of a converter based on the TPS40100 controller is shown in Figure 6. This model can be used in conjunction with a simulator to generate ac and transient response plots. The block labeled "X2" is a simple gain of 2. The amplifier gm can be a simple voltage controlled current source with a gain equal to the selected gm for the current sense amplifier (CSA).

Analytically, the control to output gain of this model (Figure 6) can be expressed as follows:

$$K_{CO}(s) = \frac{V_{IN} \times K_{PWM} \times K_{FILT}(s)}{1 + Y(s) \times K_{CS} \times K_{PWM} \times V_{IN}}$$
 (dimensionless) (24)

 $K_{FILT}(s)$  is the output filter transfer function:

$$K_{FILT}(s) =$$

$$\frac{R_{LOAD}}{R_{LDC} + R_{LOAD}} \times \frac{R_{ESR} \times C_{OUT} \times s + 1}{\frac{L \times C_{OUT} + R_{LOAD}}{R_{LOAD}} \times s^2 + \frac{L + C_{OUT} \times (R_{LOAD} \times R_{ESR} + R_{LDC} \times R_{LOAD} + R_{LDC} \times R_{ESR})}{R_{LOAD}} \times s + 1}$$
(25)

(dimensionless)

Usually,  $R_{LDC} \ll R_{LOAD}$  and the following approximation holds:

$$K_{\text{FILT}}(s) = \frac{R_{\text{ESR}} \times C_{\text{OUT}} \times s + 1}{L \times C_{\text{OUT}} \times s^2 + \left[\frac{L + R_{\text{LOAD}} \times C_{\text{OUT}} \times (R_{\text{ESR}} + R_{\text{LDC}})}{R_{\text{LOAD}}}\right] \times s + 1}$$
(26)

Y(s) is the current signal transfer function and assumes that the inductor intrinsic time constant is matched to the current sense filter network time constant.



$$Y(s) = \frac{1 - K_{FILT}(s)}{\frac{L}{R_{LDC}} \times s + 1}$$
 (dimensionless) (27)

K<sub>CS</sub> is the gain of the current sense amplifier in the current feedback loop:

$$K_{CS} = gm_{CSA} \times 20 \text{ k}\Omega$$
 (dimensionless) (28)

where (for Equation 24 through Equation 28)

- V<sub>IN</sub> is the input voltage (V)
- K<sub>PWM</sub> is the gain of the pulse width modulator and is equal to 2
- $R_{LOAD}$  is the equivalent load resistance ( $\Omega$ )
- $R_{LDC}$  is the DC inductor resistance ( $\Omega$ )
- L is the output filter inductance (H)
- C<sub>OUT</sub> is the output filter capacitance (F)
- $R_{ESR}$  is the equivalent series resistance of the output filter capacitor ( $\Omega$ )
- gm<sub>CSA</sub> is the gain of the current sense amplifier (S)
- 20 k $\Omega$  is the impedance the current sense amplifier works against (from block diagram)

A computer aided math tool is highly recommended for use in evaluating these equations.




Figure 6. Averaged Model for a Converter Based on the TPS40100

#### Compensating the Loop (Type II)

The first step is to select a target loop crossover frequency. Choosing the crossover frequency too high contributes to making the converter pulse skip. A balance of crossover frequency and amount of current feedback must be maintained to avoid pulse skipping. A suggested maximum loop crossover frequency is one fifth-of the switching frequency.

$$f_C \le \frac{f_{SW}}{5}$$
 (Hz) (29)

where

- f<sub>C</sub> is the loop crossover frequency
- · f<sub>SW</sub> is the switching frequency



Using either the analytical model or the simulated model, determine the control to output gain at the chosen loop crossover frequency. The gain of the compensator is the reciprocal of this gain:


$$K_{COMP(co)} = \frac{1}{|K_{CO}(fc)|} \quad (Hz)$$
(30)

where

- K<sub>COMP(CO)</sub> is the required compensator gain at the crossover frequency
- $K_{CO}(f_C)$  is the value of the control to output transfer function at the crossover frequency

If simulating the response using the model, the control to output gain is  $V_X/V_{OUT}$ . Sweep the AC voltage source over the range of interest and plot  $V_X/V_{OUT}$ .

Depending on the chosen loop crossover frequency and the characteristics of the output capacitor, either a Type II or a Type III compensator could be required. If the output capacitance has sufficient ESR, phase shift from the ESR zero may by used to eliminate the need for a Type III compensator. The model in Figure 6 uses a Type II compensator. In this case the compensator response looks like Figure 7.



First select  $R_1$ . The choice is somewhat arbitrary but affects the rest of the components once chosen. The suggested value is 10 k $\Omega$ .

 $R_2$  is found from the gain required from the compensator at the crossover frequency.

$$R_2 = K_{LF} \times R_1 \quad (\Omega) \tag{31}$$

It is generally recommended to place the pole frequency one decade above the crossover frequency and the zero frequency one decade below the crossover frequency.



$$f_{p} = f_{C} \times 10 = \frac{1}{2 \pi \times R_{2} \times C_{1}}$$
 (Hz)

$$f_Z = \frac{f_C}{10} = \frac{1}{2 \pi \times R_2 \times C_2}$$
 (Hz)

# Compensating the Loop (Type III)

If the output capacitor does not have sufficient ESR to use the phase shift from the ESR zero, a Type III compensator is required. This is the case for most designs with ceramic output capacitors only. A series R-C circuit is added in parallel to R<sub>1</sub> as shown in Figure 8.

This is the same compensator as in Figure 6 except for the addition of C<sub>3</sub> and R<sub>3</sub>. A typical response of this circuit is shown in Figure 9.




Figure 8. Type III Compensator Schematic

The reason for using the Type III compensator is to take advantage of the phase lead associated with the upward slope of the gain between  $f_{Z3}$  and  $f_{P3}$ . The crossover frequency should be located between these two frequencies. The amount of phase lead generated is dependent on the separation of the  $f_{Z3}$  and  $f_{P3}$ . In general, if  $f_{Z3}$  is one half of  $f_C$  and  $f_{P3}$  is twice  $f_C$ , the amount of phase lead at  $f_C$  generated is sufficient for most applications. Certainly more or less may be used depending on the situation.

As an example of selecting the extra required extra phase lead, suppose that the control to output gain phase evaluates to -145° at  $f_C$ . The Type II compensator has approximately 11.5° of phase lag at  $f_C$  due to the origin pole, the zero at  $f_{\rm C}/10$  and the pole at  $10xf_{\rm C}$ . This would give only 23.5° of phase margin, which while stable is not ideal. Placing f<sub>Z3</sub> and f<sub>P3</sub> at one half and twice the crossover frequency respectively adds approximately 36° of phase lead at f<sub>C</sub> for a new phase margin of 59.5°.

To calculate the values for this type of compensator, first select R1. Again the choice is somewhat arbitrary. 10  $k\Omega$  is a suggested value.



Select the required extra phase lead beyond the Type II compensation to obtain the required phase margin and calculate the required multiple for the additional pole and zero:

$$K_3 = tan(\Theta_{LEAD}) + \sqrt{tan(\Theta_{LEAD})} + 1$$
 (dimensionless) (34)

where

- Θ<sub>LEAD</sub> is the required extra phase lead to be generated by the addition of the extra pole and zero
- K<sub>3</sub> is the multiplier applied to f<sub>C</sub> to get the new pole and zero locations

The locations of  $f_{Z3}$  and  $f_{P3}$  are:

$$f_{Z3} = \frac{f_C}{K_3} \quad (Hz) \tag{35}$$

$$f_{P3} = f_C \times K_3 \quad (Hz)$$

where

- K<sub>3</sub> is the multiplier applied to f<sub>C</sub> to get the new pole and zero locations
- f<sub>Z3</sub> is the zero created by the addition of R<sub>3</sub> and C<sub>3</sub>
- f<sub>P3</sub> is the pole created by the addition of R<sub>3</sub> and C<sub>3</sub>

The required gain,  $K_{COMP(co)}$ , from the compensator at  $f_C$ , is the same as for the Type II compensation, found in Equation 30. The gain  $K_{LF}$  (see Figure 9) is found by:

$$K_{LF} = \frac{K_{COMP(co)}}{K_3}$$
 (dimensionless) (37)

R<sub>2</sub> can then be found:

$$R_2 = K_{LF} \times R_1 \quad (\Omega)$$
(38)

The high-frequency gain is:

$$K_{HF} = K_{COMP(co)} \times K_3$$
 (dimensionless) (39)

Now:

$$R_3 = \frac{R_1 \times R_2}{K_{HF} \times R_1 - R_2} \quad (\Omega)$$

$$C_3 = \frac{1}{2 \pi \times R_3 \times f_{P3}}$$
 (F) (41)

The remaining pole and zero are located a decade above and below  $f_C$  as before. Equation 31 and Equation 32 can be used to solve for  $C_1$  and  $C_2$  as before.



#### **Establishing Tracking and Designing a Tracking Control Loop**

The tracking startup feature of the TPS40100 is a separate control loop that controls the output voltage to a reference applied to the TRKIN pin. This reference voltage is typically a ramp generated by an external R-C circuit. Connecting the junction of R5, C5 and R6 (see Figure 10) of multiple converters together allows the converters output voltages to track together during start up. A controlled power down is accomplished by pulling down the common junction in a controlled manner and then removing power to the converters or turning them off by grounding the UVLO pin. The relevant circuit fragment is shown in Figure 10.




Figure 10. Tracking Loop Control Schematic

First, select a value for R<sub>4</sub>. In order for this circuit to work properly, the output of the tracking amplifier must be able to cause the FB pin to reach at least 690 mV with the output voltage at zero volts. This is so that the output voltage can be forced to zero by the tracking amplifier. This places a maximum value on R<sub>4</sub>:

$$R_{4} < \frac{\left[V_{\text{HTRKOUT(min)}} - V_{\text{DIODE}} - V_{\text{FB}}\right]}{V_{\text{FB}}} \times \frac{R_{1} \times R_{\text{BIAS}}}{R_{1} + R_{\text{BIAS}}} \Omega \tag{42}$$

where

- V<sub>HTRKOUT(min)</sub> is the minimum output voltage of the tracking amplifier (see Electrical Characteristics table)
- V<sub>DIODE</sub> is the forward voltage of the device selected for D<sub>1</sub>
- V<sub>FB</sub> is the value of the reference voltage (690 mV)

 $R_4$  should not be chosen much lower than this value since that unnecessarily increases tracking loop gain, making compensation more difficult and opening the door to potential non-linear control issues. D1 could be a schottky if the impedance of the  $R_1$ - $R_{BIAS}$  string is low enough that the leakage current is not a consequence. Be aware that schottky diode leakage currents rise significantly at elevated temperature. If elevated temperature operation and increased accuracy are important, use a standard or low leakage junction diode or the base-emitter junction of a transistor for  $D_1$ .

Once  $R_4$  is selected, the gain of the closed loop power supply looking into "A" is known. That gain is the ratio of  $R_1$  and  $R_4$ :

$$\frac{\text{dV}_{\text{OUT}}}{\text{dV}_{\text{TRKOUT}}} = -\frac{R_1}{R_4} \text{ (dimensionless)}$$
(43)

The tracking loop itself should have a crossover frequency much less that the crossover frequency of the voltage control loop. Typically, the tracking loop crossover frequency is 1/10th or less of the voltage loop crossover frequency to avoid loop interactions. Note that the presence of the diode in the circuit gives a non-linear control mechanism for the tracking loop. The presence of this non-linearity makes designing a control loop more challenging. The simplest approach is to simply limit the bandwidth of this loop to no more than necessary.



Knowing the gain of the voltage loop looking into  $R_4$  and the desired tracking loop crossover frequency,  $R_5$  and  $C_4$  can be found:

$$R_5 \times C_4 = \frac{R_4}{2\pi \times R_1 \times f_{\text{cTRK}}} \quad \text{(s)}$$

where

· f<sub>CTRK</sub> is the desired tracking loop crossover frequency

The actual values of  $R_5$  and  $C_4$  are a balance between impedance level and component size. Any of a range of values is applicable. In general,  $R_5$  should be no more than 20% of  $R_6$ , and less than 10 k $\Omega$ . If this is done, then  $R_6$  can safely be ignored for purposes of tracking loop gain calculations. For general usage,  $R_6$  should probably be between 100 k $\Omega$  and 500 k $\Omega$ .

If an overshoot bump is present on the output at the beginning a tracking controlled startup, the tracking loop bandwidth is likely too high. Reducing the bandwidth helps reduce the initial overshoot. See Figure 11 and Figure 12.




Figure 11. Excessive Tracking Loop Bandwidth

Figure 12. Limited Tracking Loop Bandwidth

The tracking ramp time is the time required for  $C_5$  to charge to the same voltage as the output voltage of the converter.

$$t_{TRK} = -R_6 \times C_5 \times ln \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (s)$$
(45)

where

- V<sub>OUT</sub> is the output voltage of the converter
- V<sub>IN</sub> is the voltage applied to the top of R<sub>6</sub>
- · t<sub>TRK</sub> is the desired tracking ramp time

With these equations, it is possible to design the tracking loop so that the impedance level of the loop and the component size are balanced for the particular application. Note that higher impedances make the loop more susceptible to noise issues while lower impedances require increased capacitor size.

Figure 13 shows the spice model for the voltage loop expanded for use with the tracking loop.






Figure 13. AC Behavioral Model for Tracking Control Loop

To use the model, the AC voltage source is swept over the frequency range of interest. The open loop ac response is  $V_x/V_{OLIT}$ .

#### **Programming Soft-Start Time**

The soft-start time of the TPS40100 is fully user programmable by selecting a single capacitor. The SS pin sources 20  $\mu$ A to charge this capacitor. The actual output ramp-up time is the amount of time that it takes for the 20  $\mu$ A to charge the capacitor through a 690 mV range. There is some initial lag due to an offset from the actual SS pin voltage to the voltage applied to the error amplifier. See Figure 15. The soft-start is done in a closed loop fashion, meaning that the error amplifier controls the output voltage at all times during the soft start period and the feedback loop is never open as occurs in duty cycle limit soft-start schemes. The error amplifier has two non-inverting inputs, one connected to the 690 mV reference voltage, and one connected to the offset SS pin voltage. The lower of these two voltages is what the error amplifier controls the FB pin to. As the voltage on the SS pin ramps up past approximately 1.04 V (resulting in 690 mV at the SS "+" input — See Figure 15), the 690 mV reference voltage becomes the dominant input and the converter has reached its final regulation voltage.

The capacitor required for a given soft-start ramp time for the output voltage is given by:

$$C_{SS} = T_{SS} \times \frac{20 \,\mu\text{A}}{V_{FB}} \quad F \tag{46}$$

where

- T<sub>SS</sub> is the desired soft-start ramp time (s)
- C<sub>SS</sub> is the required capacitance on the SS pin (F)
- V<sub>FB</sub> is the reference voltage feedback loop (690 mV)






Figure 14. Error Amplifier and Soft-Start Functional Diagram




Figure 15. Relationship Between UVLO (Internal Logic State), SS, VOUT and PGD at Startup

#### Interaction Between Soft-Start and Tracking Startup

Since the TPS40100 provides two means of controlling the startup (closed loop soft-start and tracking) care must be taken to ensure that the two methods do not interfere with each other. The two methods should not be allowed to try and control the output at the same time. If tracking is to be used, the reference input to the tracking amplifier (TRKIN) should be held low until soft-start completes, or the voltage at the SS pin is at least above 1.04 V. This ensures that the soft-start circuit is not trying to control the startup at the same time as tracking circuit. If it is desired to have soft-start control the startup, then there are two options:



- Disconnect the tracking amplifier output from the FB node (this is the recommended solution. The tracking amplifier can then be used for other system purposes if desired)
- Maintain the tracking amplifier output connection to the FB circuit the reference to the tracking amplifier should be tied to VDD pin in this case. This places the tracking amplifier output (TRKOUT) in a low state continuously and therefore removes any influence the tracking circuit has on the converter startup.

Additionally, when tracking is allowed to control the startup, soft-start should not be set to an arbitrarily short time. This causes the output voltage to bump up when power is applied to the converter as soft-start ramps up quickly and the tracking loop (which is necessarily low bandwidth) cannot respond fast enough to control the output to zero voltage. In other words, the soft start ramp rate must be within the capability of the tracking loop to override.

#### **Overcurrent Protection**

Overcurrent characteristics are determined by connecting a parallel R-C network from the ILIM pin to GND. The ILIM pin sources a current that is proportional to the current sense amplifier transconductance and the voltage between ISNS and VO. This current produces a voltage on the R-C network at ILIM. If the voltage at the ILIM pin reaches 1.48 V, an overcurrent condition is declared and the outputs stop switching for a period of time. This time period is determined by the time is takes to discharge the soft-start capacitor with a controlled current sink. To set the overcurrent level:

$$R_{ILIM} = \frac{V_{ILIM}}{gm_{CSA} \times R_{LDC} \times I_{OC}} \Omega$$
(47)

where

- V<sub>ILIM</sub> is the overcurrent comparator threshold (1.48 V typically)
- I<sub>OC</sub> is the overcurrent level to be set
- · gm<sub>CSA</sub> is the transconductance of the current sensing amplifier
- R<sub>LDC</sub> is the equivalent series resistance of the inductor (or the sense resistor value)
- R<sub>ILIM</sub> is the value of the resistor from ILIM to GND

The response time of the overcurrent circuit is determined by the R-C time constant at the ILIM pin and the level of the overcurrent. The response time is given by:

$$t_{OC} = -R_{ILIM} \times C_{ILIM} \times ln(1 - \frac{1}{n})$$
 (s)

where

- t<sub>OC</sub> is the response time before declaring an overcurrent
- $R_{ILIM}$  ( $\Omega$ ) and  $C_{ILIM}$  (F) are the components connected to the ILIM pin
- n is the multiplier of the overcurrent. If the overcurrent is 2 times the programmed level, then n is 2.

By suitable manipulation of the time constant at ILIM, the overcurrent response can be tailored to ride out short term transients and still provide protection for overloads and short circuits. The gm of the current sense amplifier has a temperature coefficient of approximately -2000 ppm/°C. This is to help offset the temperature coefficient of resistance of the copper in the inductor, about +4000 ppm/°C. The net is a +2000 ppm/°C temperature coefficient. So, for a 100°C increase in temperature, the overcurrent threshold decreases by 20%, assuming good thermal coupling between the controller and the inductor. Temperature compensation can be done as described earlier if desired.

When an overcurrent condition is declared, the controller stops switching and turns off both the high-side MOSFET and the low-side MOSFET. The soft-start capacitor is then discharged at 25% of the charge rate during an overcurrent condition and the converter remains idle until the soft start pin reaches 200 mV, at which point the soft-start circuit starts charging again and the converter attempts to restart. In normal operation, the soft-start capacitor is charged to approximately 3.5 V when an initial fault is applied to the output. This means that the minimum time before the first restart attempt is:



$$t_{RESTART} = \frac{3.3 \times C_{SS}}{I_{SSDIS}} \quad (s)$$
 (49)

where

- t<sub>RESTART</sub> is the initial restart time (s)
- C<sub>SS</sub> is soft start capacitance (F)
- $I_{SSDIS}$  is the soft start discharge current 5  $\mu$ A

If the output fault is persistent, and an overcurrent is declared on the restart, both of the MOSFETs are turned off and the soft-start capacitor continues to charge to 3.5 V and then discharge to 200 mV before another restart is attempted.

# **UVLO Programming**

The TPS40100 provides the user with programmable UVLO level and programmable hysteresis. The UVLO detection circuit schematic is described in Figure 16 from a functional perspective.




Figure 16. UVLO Circuit Functional Diagram

To program this circuit, first select the amount of hysteresis (the difference between the startup voltage and the shutdown voltage) desired:

$$R_1 = \frac{V_{HYST}}{I_{UVLO}} \Omega$$
 (50)

Then select the turn-on voltage and solve for R<sub>2</sub>.

$$R_2 = \frac{V_{UVLO} \times R_1}{V_{ON} - V_{UVLO} - R_1 \times I_{UVLO}} \Omega$$
(51)

where

- V<sub>HYST</sub> is the desired level of hysteresis in the programmable UVLO circuit
- $I_{UVLO}$  is the undervoltage lockout circuit hysteresis current (10  $\mu$ A typ)
- V<sub>UVLO</sub> is the UVLO comparator threshold voltage (1.33 V typ)



#### **Voltage Margining**

The TPS40100 allows the user to make the output voltage temporarily be 3% above or below the nominal output, or 5% above or below the nominal output. This is accomplished by connecting the MGU or MGD pins to GND directly or through a resistance. See Table 1.

RESISTANCE TO GND (kΩ) **OUTPUT VOLTAGE**  $R_{\text{MGU}}$  $R_{MGD}$ **OPEN OPEN** Nominal < 10 **OPEN** + 5% **OPEN** < 10 -5% 25 to 37 **OPEN** +3% OPEN 25 to 37 -3%

**Table 1. Output Voltage Margining States** 

There are some important considerations when adjusting the output voltage.

- Only one of these pins should be anything other than an open circuit at any given time. States not listed in the table are invalid states and the behavior of the circuit may be erratic if this is tried.
- When changing the output voltage using the margin pins, it is very important to let the margin transition complete before altering the state of the margin pins again.
- Do not use mechanical means (switches, non-wetted relay contacts, etc) to alter the margining state. The
  contact bounce causes erratic behavior.

#### Synchronization

The TPS40100 may be synchronized to an external clock source that is faster than the free running frequency of the circuit. The SYNC pin is a rising edge sensitive trigger to the oscillator that causes the current cycle to terminate and starts the next switching cycle. It is recommended that the synchronization frequency be no more than 120% of the free running frequency. Following this guideline leads to fewer noise and jitter problems with the pulse width modulator in the device. The circuit can be synchronized to higher multiples of the free running frequency, but be aware that this results in a proportional decrease in the amplitude of the ramp from the oscillator applied to the PWM, leading to increased noise sensitivity and increased PWM gain, possibly affecting control loop stability.

The pulse applied to the SYNC pin can be any duty ratio as long as the pulse either high or low is at least 100 ns wide. Levels are logic compatible with any voltage under 1 V considered a *low* and any voltage over 2 V considered a *high*.

#### **Power Good Indication**


The PGD pin is an open drain output that actively pulls to GND if any of the following conditions are met (assuming that the input voltage is above 4.5V)

- Soft-start is active (V<sub>SS</sub> < 3.5 V)</li>
- Tracking is active (V<sub>TRKOUT</sub> > 0.7 V)
- V<sub>FB</sub> < 0.61 V</li>
- V<sub>FB</sub> > 0.77 V
- V<sub>UVLO</sub> < 1.33 V</li>
- · Overcurrent condition exists
- Die temperature is greater than 165°C

A short filter (20  $\mu$ s) must be overcome before PGD pulls to GND from a high state to allow for short transient conditions and noise and not indicate a power NOT good condition.

The PGD pin attempts to pull low in the absence of input power. If the VDD pin is open circuited, the voltage on PGD typically behaves as shown in Figure 17.





#### **Pre-Bias Operation**

Some applications require that the converter not sink current during startup if a pre-existing voltage exists at the output. Since synchronous buck converters inherently sink current some method of overcoming this characteristic must be employed. Applications that require this operation are typically power rails for a multiple supply processor or ASIC. The method used in this controller, is to not allow the low side or rectifier FET to turn on until there the output voltage commanded by the start up ramp is higher than the pre-existing output voltage. This is detected by monitoring the internal pulse width modulator (PWM) for its first output pulse. Since this controller uses a closed loop startup, the first output pulse from the PWM does not occur until the output voltage is commanded to be higher than the pre-existing voltage. This effectively limits the controller to sourcing current only during the startup sequence. If the pre-existing voltage is higher that the intended regulation point for the output of the converter, the converter starts and sinks current when the soft-start time has completed.

#### **Remote Sense**

The TPS 40100 is capable of remotely sensing the load voltage to improve load regulation. This is accomplished by connecting the GND pin of the device and the feedback voltage divider as near to the load as possible.

#### **CAUTION:**

#### Long distance runs for the GND pin will cause erratic controller behavior.

This begins to appear as increased pulse width jitter. As a starting point, the GND pin connection should be no further than six inches from the PGND connection. The actual distance that starts causing erratic behavior is application and layout dependent and must be evaluated on an individual basis. If the controller exhibits output pulse jitter in excess of 25 ns and the GND pin is tied to the load ground, connecting the GND pin closer to the PGND pin (and thereby sacrificing some load regulation) may improve performance. In either case, connecting the feedback voltage divider at the point of load should not cause any problems. For layout, the voltage divider components should be close to the device and a trace can be run from there to the load point.



# **Application Schematics**




Figure 18. 300-kHz, 12-V to 1.2-V Converter With Tracking Startup Capability and Remote Sensing






Figure 19. 400-kHz, 12-V to 3.3-V Converter With Tracking Capability and 5% Margining






Figure 20. Minimal Application for 12-V to 1-V Converter






Figure 21. Sequenced Supplies, With Oscillators 180 Degrees Out of Phase






Figure 22. Tracking Supplies

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40100RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 40100	Samples
TPS40100RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 40100	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

www.ti.com 25-Sep-2024

# TAPE AND REEL INFORMATION

# REEL DIMENSIONS Reel Diameter Reel Width (W1)



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	TPS40100RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
	TPS40100RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
	TPS40100RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 25-Sep-2024



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40100RGER	VQFN	RGE	24	3000	356.0	356.0	35.0
TPS40100RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
TPS40100RGET	VQFN	RGE	24	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated