

TPS536C7B1 Dual-Channel D-CAP+™, Dual-Channel (N+M ≤ 12 Phases) Step-Down, Multiphase Controller with PMBus™ Interface

1 Features

- Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.25 V to 5.5 V
- Per-phase switching frequency range: 300 kHz to 2000 kHz
- Dual Output Supporting N+M Phase Configurations ($N+M \le 12$, $M \le 6$)
- PMBus v1.3.1 system interface for configuration, control and telemetry of voltage, current, power, temperature, and fault status
- Adaptive voltage scaling (AVS) through VOUT_COMMAND
- Enhanced D-CAP+ control to provide super transient performance with excellent dynamic current sharing
- Programmable loop compensation
- Flexible phase-firing order
- External pinstrap for Ch. A boot voltage settings
- Individual phase current calibrations and reporting
- Phase thermal balance management (TBM)
- Full support for dynamic phase shedding (DPS)
- Fast phase-adding for undershoot reduction (USR)
- Body-diode braking for overshoot reduction (OSR)
- Driverless Configuration for efficient highfrequency switching
- Fully Compatible with TI NexFET™ power stage for high-density solutions
- Accurate, Programmable Adaptive Voltage Positioning (AVP)
- Patented AutoBalance™ Phase Balancing
- 6 mm × 6 mm, 48-Pin, QFN Package

2 Applications

- Data center network switches
- Campus and branch switches
- Core and edge routers
- Hardware accelerator cards
- High performance CPU/ASIC/FPGA power

3 Description

The TPS536C7B1 is a step-down controller with dual channels, built-in non-volatile memory (NVM), and PMBus interface, and is fully compatible with TI NexFET™ smart power stages. Advanced control features such as the D-CAP+ architecture provide fast transient response, low output capacitance, and good current sharing. The device also provides a novel phase interleaving strategy and flexible firing order. Adjustable control of output voltage slew rate and adaptive voltage positioning are also supported. In addition, the device supports the PMBus communication interface for reporting telemetry of voltage, current, power, temperature, and fault conditions to the system host. All programmable parameters can be configured by the PMBus interface, and can be stored in NVM as the new default values to minimize the external component count.

The TPS536C7B1 device if offered in a thermally enhanced 48-pin QFN packaged and is rated to operate from –40°C to 125°C.

Device Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Pin Configuration and Functions

Pin Functions

Pin Functions (continued)

Pin Functions (continued)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal GND unless otherwise noted.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

6.4 Electrical Specifications

6.4.1 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

6.4.2 Supply

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, T $_{\textrm{\scriptsize{J}}}$ = -40 to 125 °C unless otherwise specified

6.4.3 DAC and Voltage Feedback

TPS536C7

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, T $_{\textrm{\scriptsize{J}}}$ = -40 to 125 °C unless otherwise specified

(1) Guaranteed by Design.

6.4.4 Control Loop Parameters

TEXAS INSTRUMENTS www.ti.com

(1) Guaranteed by Design.

6.4.5 Dynamic VID (DVID) Tuning

$VCC = 3.3$ V, CSPIN = VIN, CSNIN = 12 V, T = -40 to 125 ℃ unless otherwise specified

(1) Guaranteed by Design.

6.4.6 Undershoot Reduction (USR) and Overshoot Reduciton (OSR)

(1) Specified by Design

6.4.7 Dynamic Phase Shedding (DPS)

TPS536C7

TPS536C7

(1) Guaranteed by Design.

6.4.8 Turbo Mode and Thermal Balance Management (TBM)

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, TJ = -40 to 125 °C unless otherwise specified

(1) Guaranteed by Design.

6.4.9 Overcurrent Limit (OCL)

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, T $_{\textrm{\scriptsize{J}}}$ = -40 to 125 °C unless otherwise specified

6.4.10 Telemetry

Texas
Instruments **www.ti.com**

$VCC = 3.3$ V, CSPIN = VIN, CSNIN = 12 V, T = -40 to 125 ℃ unless otherwise specified

TPS536C7

(1) Guaranteed by Design.

6.4.11 Phase-Locked Loop and Closed-Loop Frequency Control

(1) Guaranteed by Design.

6.4.12 Logic Interface

(1) Guaranteed by Design.

6.4.13 Current Sensing and Current Sharing

over operating free-air temperature range (unless otherwise noted)

(1) Guaranteed by Design.

6.4.14 Pin Detection Thresholds

(1) The same decoding scheme and thresholds apply to both the ADDR_CONFIG and VBOOT_CHA pins.

6.4.15 ADDR_CONFIG Pinstrap Decoding

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, T $_{\textrm{\scriptsize{J}}}$ = -40 to 125 °C unless otherwise specified

6.4.16 VBOOT_CHA Pinstrap Decoding

(1) Requires an external divider on the VSP and VSN pins. VOUT_SCALE_LOOP is automatically programmed to 0.5

6.4.17 Timing Specifications

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, T $_{\textrm{J}}$ = -40 to 125 °C unless otherwise specified

(1) Guaranteed by Design.

6.4.18 Faults and Converter Protection

(1) Guaranteed by Design.

(2) Settings are programmed through PMBus commands as described in the *Programming* section of this document. The device internally maps programmed settings to hardware supported values.

6.4.19 PMBus Interface

VCC = 3.3 V, CSPIN = VIN_CSNIN = 12 V, T $_{\textrm{\scriptsize{J}}}$ = -40 to 125 °C unless otherwise specified

(1) Guaranteed by Design.

(2) A device must internally provide sufficient hold time for the SMBDAT signal (with respect to the V_{IH, MIN} of the SMBCLK signal) to bridge the undefined region of the falling edge of SMBCLK.

(3) Devices participating in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds the value of t_{TIMEOUT, MIN}. After the master in a transaction detects this condition, it must generate a stop condition within or after the current data byte in the transfer process. Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than $t_{TIMEOUT, MAX}$. Typical device examples include the host controller, and embedded controller, and most devices that can master the SMBus. Some simple devices do not contain a clock low drive circuit; this simple kind

of device typically may reset its communications port after a start or a stop condition. A timeout condition can only be ensured if the device that is forcing the timeout holds the SMBCLK low for $t_{TIMEOUT, MAX}$ or longer

- (4) t_{PMB-HIGH}, MAX provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than $t_{\text{HIGH, MAX}}$.
- (5) t_{PMB-LOW-SEXT} is the cumulative time a given slave device is allowed to extend the clock cycles in one message from the initial START to the STOP. It is possible that another slave device or the master extends the clock causing the combined clock low extend time to be greater than tLOW:SEXT. Therefore, this parameter is measured with the slave device as the sole target of a full-speed master
- $t_{\text{PMB-LOW-MEXT}}$ is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from START-to-ACK, ACK-to-ACK, or ACK-to-STOP. It is possible that a slave device or another master extends the clock causing the combined clock low time to be greater
- (7) Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.
- (8) I2C High-Speed mode is not supported

6.5 Typical Characteristics

Figure 6-1. Quiescent current vs. junction temperature

Figure 6-3. Pull-down resistance vs. junction temperature

Figure 6-5. AVR_EN / BVR_EN logic threshold vs. junction temperature

Figure 6-2. VREF voltage vs. junction temperature

Figure 6-4. PWM output voltage vs. junction temperature (0.5 mA bias)

Figure 6-6. AVSP, BVSP, AVSN, BVSN leakage vs. junction temperature (1.0 V bias)

7 Detailed Description

7.1 Overview

The TPS536C7B1 is a 12-phase step-down controller with two channels, built-in non-volatile memory (NVM), a PMBus v1.3.1 interface, and is fully compatible with TI NexFET power stages.

7.2 Functional Block Diagram

7.3 Power-up and initialization

7.3.1 First power-up

When power is applied to TPS536C7B1, an initialization procedure performs self-checks of internal memories, performs pin detection, and loads the values stored in non-volatile memory to operating memory. This procedure can take up to 20 ms to complete, during which time the device may not respond to PMBus commands. Initialization takes place the first time power is applied to the VCC pin and does not repeat unless the device is power cycled. Pin configuration is loaded during this time. Until initialization is complete, all pins remain high impedance, except for the AVR, RDY and BVR, RDY pins which are pulled low by default.

Once initialization is complete, the device waits for an enable condition specified by the [ON_OFF_CONFIG](#page-89-0) command to begin power conversion. By default the device is configured to wait for the AVR_EN pin to be set high to enable channel A, and the BVR, EN pin to be set high to enable channel B. Once an enable condition is received, TPS536C7B1 checks that the powerstage input supply (VIN_CSNIN pin) is above the [VIN_ON](#page-97-0) value, and the powerstage driver is fully powered (e.g. that no TAO_LOW condition exists). This takes approximately 750 μs (up to 1.0 ms) to complete before the first PWM pulses are output by the controller. This process repeats each time power conversion is enabled for any reason, including enable cycling or fault shutdown.

Figure 7-1. Initialization process

7.3.2 Boot voltage configuration (VBOOT)

By default, the boot voltage for channel A is given by pin-detection on the VBOOT CHA pin. Alternatively, configure the device to use a value stored in non-volatile memory (NVM) for VOUT COMMAND using the [PIN_DETECT_OVERRIDE](#page-123-0) command. See [Pin-strap Detection and PIN_DETECT_OVERRIDE](#page-36-0) for more information. The boot voltage for Channel B is given by the value stored in non-volatile memory for [VOUT_COMMAND](#page-94-0) always. Whenever power conversion is enabled, each channel boots to its VBOOT value, regardless of whether the output voltage was changed after the last boot-up.

Use the VOUT COMMAND PMBus command to change the output voltage on-the-fly. This is one implementation of adaptive voltage scaling (AVS) or dynamic VID (DVID). Output voltage transitions occur at the value slew rate specified by the [VOUT_TRANSITION_RATE](#page-95-0) command.

7.3.3 Power Sequencing

There are no strict supply sequencing requirements for TPS536C7B1. VIN_CSNIN and CSP, the powerstage 5-V supply, and the controller VCC (3.3-V) may be safely powered up independently of each other. TI recommends that power conversion be commanded on only after all supplies are established and have had time to settle. Refer to [Power Supply Recommendations](#page-140-0) for more detailed information.

7.4 Pin connections and bevahior

7.4.1 Supplies: VCC and VREF

The VCC pin supplies all analog and digital circuits internal to the device. Connect a 3.3-V supply voltage, and local ceramic bypass capacitor with a minimum effective capacitance of 1.0 µF.

The VREF pin is the output of an internal LDO with a nominal voltage of 1.5 V. The VREF voltage provides a common-mode voltage for the power stage IOUT pins, as well as internal analog circuits. Bypass the VREF pin local to the controller, with a ceramic bypass capacitor with a minimum effective capacitance of 1.0 µF. Connect VREF to the REFIN pins of the power stages.

7.4.2 Differential remote sensing and output voltage scaling: AVSP/AVSN, BVSP/BVSN

A differential remote sense amplifier enables the controller to compensate for I×R drop due to PCB copper, in high current applications. Connect the AVSP/BVSP and AVSN/BVSN pins respectively to the output voltage at the load point, through the network described in Figure 7-2. A connection to the output voltage, local to the power stages, shown by R_{LCL} P and R_{LCL} N, maintains closed loop operation even if the load is uninstalled, or the remote sense connection is opened. Route the differential remote sense lines as a tightly-coupled differential pair, and maintain a wide clearance to any fast switching nets, such as power stage switch nodes or power input voltage. Optionally, use a small filtering capacitor, shown as $C_{\text{FII T}}$, at the controller side to improve noise immunity.

The output voltage set-point is generated by an internal precision reference DAC. The reference DAC is capable of producing reference voltages up to 1.87 V. For output voltage set-points below 1.87 V, no scaling (internal or external) is required, and the sensed output voltage is compared directly to the reference voltage.

For output voltage set-points between 1.87 V and 3.74 V, the controller applies internal scaling of the remote sense amplifier, and no external sense divider is needed. Set the [VOUT_MAX](#page-94-0) command greater than 1.87 V to enable this internal scaling. For output voltage set-points greater than 3.74 V, apply an external sense divider with R_{RMT P} = R_{DIV} = 500 Ω, and set the VOUT SCALE LOOP command to 0.5 V/V. This enables output voltage set-points up to 5.5 V. The overvoltage/undervoltage thresholds are referenced to the VSP/VSN pins only and need to be scaled appropriately for applications with an external resistor divider. Refer to [Table 7-1](#page-35-0) for more information.

TPS536C7B1 performs an open/short detection on the AVSP/AVSN and BVSP/BVSN pins at initialization to determine if the voltage sense lines are open. The controller flags a fault condition and does not attempt to boot if an open sense line is detected. Ground the VSP/VSN lines for unused channels to prevent false-triggering, in applications which do not make use of both channels. As such, the local sense resistor connection may be omitted, but is still recommended for debug and system bode plot measurement.

Figure 7-2. Differential remote sensing

Table 7-1. Component and command values

7.4.3 Input current sensing: VIN_CSNIN and CSPIN

The VIN_CSNIN and CSP pins are internally connected to a high-side current sense amplifier. Kelvin connect these pins to the external sense element R_{SENSE} as shown in Figure 7-3, and route back to the controller as a tightly coupled differential pair. R_{SENSE} may be a precision current sense shunt resistor or an input inductor DCR, with an associated temperature compensation network. TI recommends adding common-mode filtering capacitors, shown as C_{CMFILT} , and a differential-mode filtering capacitor C_{DMFILT} to reduce measurement noise. A typical value for these capacitors is 1.0 µF.

For designs that do not use input current sensing, connect VIN CSNIN and CSPIN together, and to the input voltage supply. The controller requires input voltage sense for proper on-time generation. Ensure the VIN_CSNIN and CSPIN pins remain within ± 300 mV due to internal ESD protection structures on these pins.

Figure 7-3. Input current sensing

Once properly calibrated, the [READ_IIN](#page-111-0) command returns measured input current data in real time. [Power](#page-47-0) [supply telemetry and calibration](#page-47-0) describes the process and equations for input current calibration.

7.4.4 Pin-strap detection and PIN_DETECT_OVERRIDE

The ADDR_CONFIG pin provides limited resistor pin detection for the PMBus slave address, and phase configuration. Connect a resistor divider to ADDR_CONFIG as shown in Figure 7-4. Refer to [Table 7-2](#page-37-0) to select resistor values. The table shows series E96 value equivalents. Use 1% tolerance resistors for all values. After pin detection completes, the decoded results are loaded into the [SLAVE_ADDRESS](#page-124-0) and [PHASE_CONFIG](#page-116-0) commands. Phase firing order is automatically selected by pin detection. Disable phase number detection on the ADDR_CONFIG pin detection using [PIN_DETECT_OVERRIDE](#page-123-0), to use a non-default firing order.

The VBOOT CHA pin provides resistor pin detection for the channel A boot voltage. The channel B boot voltage does not have pin detection and must be programmed in non-volatile memory. Connect a resistor divider to VBOOT CHA as shown in Figure 7-4. The table shows series E96 value equivalents. Use 1% tolerance resistors for all values. After pin detection completes, the decoded result is loaded into the [VOUT_COMMAND](#page-94-0) command for PAGE 0.

For each each pin detection, during boot-up the device performs two measurements to determine an 8 bit binary number, referred to as the *pinstrap decode*. The 3 LSB bits are determined by shorting the high-side resistor and measuring the low-side resistor value. The 5 MSB bits are determined by measuring the pin voltage. The decoded value is then mapped to the configuration values shown in the tables below.

Values not given by ADDR_CONFIG pinstrap decoding and VBOOT_CHA pinstrap decoding can still be achieved using the PIN DETECT OVERRIDE command. This command instructs the device at power-up, whether to follow the values given by pin detection, or use values stored in non-volatile memory to populate the [SLAVE_ADDRESS](#page-124-0), [PHASE_CONFIG](#page-116-0) and [VOUT_COMMAND](#page-94-0) commands. Each parameter has a separate control, so it is possible, for example, to pin detect PMBus address, while taking phase configuration from NVM.

Figure 7-4. Pin-strap pin connections

Example: Selecting a PMBus address not available by pin-strapping

- 1. Select the ADDR_CONFIG resistors R_{HA} and R_{LA} to ensure each device on the bus still has a unique adddress at the first power-up. Each device still must be addressed uniquely, in order to configure the [PIN_DETECT_OVERRIDE](#page-123-0) command.
- 2. Write bit 2 in [PIN_DETECT_OVERRIDE](#page-123-0) command to 0b, to disable pin detection for the PMBus Address on the ADDR_CONFIG pin.
- 3. Write the [SLAVE_ADDRESS](#page-124-0) command, to configure the new slave address, in 7-bit right-justified binary format (e.g. 96d = 1100000b).
- 4. Issue a STORE USER ALL command to commit the configuration to non-volatile memory
- 5. At the next power cycle, the values stored in non-volatile memory are used, instead of those selected by the ADDR_CONFIG resistors selected.

Table 7-3. VBOOT_CHA Pinstrap Decoding

(1) Requires the use of an external output voltage divider.

7.4.5 Enable and disable: AVR_EN and BVR_EN

The [ON_OFF_CONFIG](#page-89-0) command controls the conditions which TPS536C7B1 requires to enable power conversion. By default only the AVR_EN (active high) pin enables channel A, and only the BVR_EN pin (active high) enables channel B. This command can program the controller ignore the VR EN pins and require the [OPERATION](#page-88-0) command to be sent to enable power conversion, or even require a combination of the two.

When enabled, first the controller waits for a delay time given by [TON_DELAY,](#page-106-0) then ramps the output voltage at a controlled slew rate SR_{BOOT}. The device requires 750 us typically (up to 1.0 ms), to begin ramping the output voltage, after being enabled. Turn-on delay added by the [TON_DELAY](#page-106-0) is in addition to this delay.

The [ON_OFF_CONFIG](#page-89-0) command also controls the turn-off behavior. When configured for *immediate-off*, the controller immediately tri-states all PWM pins assigned to that channel and stops transferring power immediately. When configured for *soft-off* the controller first waits for the [TOFF_DELAY](#page-107-0) time, then actively ramps down the output voltage at a controlled slew rate.

Figure 7-5. Soft-start and immediate-off (decay)

The [TON_RISE](#page-106-0) and [TOFF_FALL](#page-107-0) commands are used to calculate the turn-on and turn-off (in the case of soft-off) slew rates. While these commands are numerically programmable from 0 to 31.75 ms, only a limited set of slew rates are supported. During enable, the device calculates the target rising and falling slew rates according to Equation 1 and Table 7-4, then selects the nearest available value from Table 7-4.

$$
SR_{BOOT} = LOOKUP(\frac{VOUT_COMMAND}{TON_RISE})
$$
\n(1)

 $SR_{OFF} = LOGKUP(\frac{VOUT_COMMAND}{TOFF_FALL})$ (2)

Table 7-4. Supported SRBOOT and SROFF slew rates

Table 7-4. Supported SR_{BOOT} and SR_{OFF} slew rates (continued)

Example: VOUT_COMMAND = 0.88 V, TON_RISE = 1.0 ms

The target slew rate is calculated as $SR_{\text{BOOT}} = LOGKUP(880 \text{ mV}/1000 \text{ }\mu\text{s}) = 0.88 \text{ mV/}\mu\text{s}$. The nearest supported value of 0.9375 mV/μs is selected.

The expected rise time is approximately (880 mV / 0.9375 mV/ μ s) \approx 940 μ s.

7.4.6 System feedback: AVR_RDY and BVR_RDY

The AVR_RDY and BVR_RDY pins are used to signal to the system, when each channel is in regulation. These pins are open drain structures, and require external pull-up resistors. During boot-up, the VR_RDY pins are released when the internal reference DAC reaches the boot voltage. Any condition which causes the channel to stop converting power, causes its VR_RDY pin to pull low. This includes any fault protection-related shutdown, or the channel simply being disabled. The VR_RDY pins do not assert to alert the host to any warning conditions or faults configured to be ignored.

7.4.7 Catastrophic fault alert: VR_FAULT#

The VR_FAULT# pin is an open drain output which alerts the system to potentially catastrophic power supply faults. The VR_FAULT# pin is an open drain structure. Connect an external pull-up resistor to this pin.

Only the most critical fault conditions assert the VR_FAULT# pin. Fault responses configured to be ignored do not assert the VR_FAULT# pin. The [VR_FAULT_CONFIG](#page-123-0) PMBus command provides some options to control which fault conditions cause this pin to assert.

Fault conditions which assert the VR_FAULT# pin include:

- Over-voltage fault (including pre-bias OVP, fixed OVP, and tracking OVP)
- Powerstage fault (TAO_HIGH)
- Input overcurrent fault
- Output overcurrent fault (configurable)
- Over-temperature fault (configurable)
- Faults from channel A only, or channel A+B (configurable)

7.4.8 Output voltage reset: RESET#

By default, pin 19 functions as the channel B enable pin, BVR_EN. Use the command to assign pin 19 as a hardware voltage reset signal, RESET#, as needed. When pin 19 is not assigned as BVR_EN, the AVR_EN pin becomes a shared enable pin for both channels. RESET# is an active-low signal. Connect an external pull-up to this pin to make its default state high (e.g. not in reset).

Asserting the RESET# pin low during regulation causes the output voltage of both channels to slew back to their respective V_{BOOT} values, at the slew rate defined by . While RESET# is asserted low, new output voltage targets from PMBus are ignored. Figure 7-7 describes the behavior of the RESET# pin.

Figure 7-7. RESET# behavior

The RESET# pin is not a global reset pin for the device. Asserting RESET# changes only the output voltage target of both channels. RESET# does not cause any operating state change or re-initialization.

7.4.9 Synchronization: SYNC

By default, pin 19 functions as the channel B enable pin, BVR_EN. Use the [MULTIFUNCTION_PIN_CONFIG](#page-118-0) command to assign pin 19 as a synchronization pin as needed. When pin 19 is not assigned as BVR_EN, the AVR_EN pin becomes a shared enable pin for both channels. When there is no SYNC pin assigned, configure the [SYNC_CONFIG](#page-123-0) to operate based on internal timing, in order to maintain an accurate switching frequency over the full range of operation. Any external clock applied to must have a 50% duty cycle, and the FREQUENCY SWITCH command must still be programmed as close as possible to the desired switching frequency after any scaling. The input on the SYNC pin must be ±50 kHz from the configured FREQUENCY SWITCH value.

An internal phase-locked loop (PLL) adjusting the on-time of each phase enables edge synchronization. During steady-state operation, when synchronization is used, the PWM pin assigned to order 0 is synchronized to a clock on the SYNC pin. The DCAP+ control topology is inherently a variable frequency scheme. During load transients, the pulse frequency of each channel modulates to maintain voltage regulation. Load transients cause the PLL to lose phase lock, and slowly return to phase lock based on the PLL loop bandwidth. The PLL bandwidth is much slower than the voltage regulation loop, and it can take many cycles for the PLL to re-lock following a transient event. Figure 7-8 illustrates the DCAP+ response to a load transient using edge synchronization.

Figure 7-8. Synchronization behavior (2 phase example, no phase shift)

The SYNC CONFIG command configures various options related to synchronization. These include: enable/ disable of the PLL, sync direction (clock master or clock slave), input clock division ratio, phase shift, and gain/scalar terms to increase/decrease the PLL loop bandwidth. Refer to the *Technical Reference Manual* for a complete register map.

[Figure 7-9](#page-43-0) and [Figure 7-10](#page-43-0) illustrate two common methods of synchronizing multiple converters based on TPS536C7B1. Use the programmable phase shift parameters to phase spread multiple converters, to improve ripple cancellation and reduce beat frequencies on input supplies.

Figure 7-9. Clock master driving a clock slave

Figure 7-10. Two clock slaves driven externally

7.4.10 Smart power stage connections: PWM, CSP and TSEN

Interface the controller to TI smart power stage devices, as shown in [Figure 7-11](#page-44-0).

Connect the PWM pins of the controller to the PWM pins of the power stage devices. The PWM pins are three-state logic outputs of the controller. A PWM pin being logic-high commands the power stage device to turn its high-side FET on, and its low-side FET off. A PWM pin being logic-low commands the power stage device to turn its low-side FET on and its high-side FET off. TI power stage devices provide a weak drive on their PWM pins, causing them to float to a mid-level value when the controller stops driving them. During enable, or dynamic phase addition, the controller starts phases switching with a transition from tri-state to high. Similarly, during disable or dynamic phase shedding, the controller disables phases with a transition from low-to-tri-state. Float unused PWM pins on the controller.

Connect the IOUT pins of the powerstage devices to the CSP pins of the controller. Connect the VREF pin of the controller to the REFIN pins of the powerstage devices. A local bypass capacitor C_{VREF} , is required for the controller VREF pin. Optionally, add a local VREF bypass capacitor at the powerstage devices. VREF provides common-mode voltage for the IOUT signal, which is a voltage representing the output current of each powerstage with a nominal gain of 5 mV/A. Float unused CSP pins on the controller.

Connect the TAO/FAULT pins of all powerstages within a channel to each other, and to the corresponding TSEN pin of the controller. For example, tie all TAO/FAULT pins of powerstages used on channel A together and to the controller ATSEN pin. TI recommends adding a 2200 pF capacitor to the TSEN pins at the controller to reduce temperature measurement noise. TI recommends keeping a place holder for a 1000 pF capacitor at the powerstage side. Refer to the individual powerstage datasheet for more detailed recommendations. During normal operation, the TSEN pins provide a voltage signal proportional to the temperature of the warmest powerstage device according to Equation 3 . During a UVLO condition, the powerstages pull the shared TAO line low to inform the controller they are not able to accept PWM input. When powerstages detect a fault condition internally, they pull the shared TAO pin high to inform the controller a fault condition has occurred. If channel B is not used, float the BTSEN pin.

$$
READ_TEMPERATURE_1 = \left(\frac{V_{TSEN} - 600 \text{mV}}{8 \text{mV}}\right) °C
$$
\n(3)

Figure 7-11. Power stage pin connections

7.4.11 PMBus pins: SMB_DIO, SMB_CLK, and SMB_ALERT#

The SMB CLK, SMB DIO, and SMB ALERT# pins are used for PMBus communication, an open-drain interface. TPS536C7B1 is compatible with both 1.8-V and 3.3-V logic levels as shown in to Part I of the PMBus specification, revision v1.3.1. At least one external pull-up resistor is required for these pins. The 100 kHz, 400 kHz and 1 MHz modes of operation are supported. PMBus is a shared bus, where devices are assigned a communication address. Select the PMBus slave address as described in [Section 7.4.4.](#page-36-0) The controller device stretches clock pulses during operation when more processing time is required. Clock stretching support in the PMBus master is mandatory. See the [Section 7.9](#page-78-0) section for more information about PMBus functionality.

7.5 Advanced power management functions

7.5.1 Adaptive voltage scaling or dynamic VID (DVID) through VOUT_COMMAND

Figure 7-12 shows a conceptual view of the TPS536C7B1 output voltage control, and dynamic behavior.

Update the [VOUT_COMMAND](#page-94-0) value through PMBus to change the output voltage of each channel on-the-fly. Optionally, use the [OPERATION](#page-88-0) command to toggle the output voltage bewteen the VOUT MARGIN HIGH, VOUT MARGIN LOW and VOUT COMMAND values. This is described in more detail in [Output voltage](#page-46-0) [margining.](#page-46-0)

The [VOUT_MAX](#page-94-0) and [VOUT_MIN](#page-96-0) commands define the maximum and minimum allowed voltage, through any combination of offsets and voltage target commands. If commanded higher or lower than these limits, the output voltage transitions to these limits and stops.

The soft-start and soft-off slew rates are calculated using the current output voltage target and [TON_RISE](#page-106-0) and [TOFF_FALL](#page-107-0) command values. All output voltage transitions which occur during normal power conversion follow the slew rate defined by [VOUT_TRANSITION_RATE](#page-95-0).

The VOUT SCALE_LOOP parameter must be set properly when an external output voltage divider is being used. This value is used internally to provide scaling for all output voltage related parameters.

Update the VOUT. TRIM value to apply a static offset to the output voltage target. This may be used to fine-tune the output voltage in production, or null any board related offsets.

Figure 7-12. Output voltage control conceptual view

TPS536C7B1 provides several options to fine-tune the controller response to high speed output voltage transitions. For example, large output voltage steps upward cause an inrush current, required to charge the output capacitors for that channel. This inrush current combined with the DC load line setting make the output voltage appear to move more slowly than the commanded slew rate. Use the [DVID_CONFIG](#page-116-0) command to configure *dynamic* loadlines and offsets which apply only during output voltage transitions. Typically, set the DC and AC load lines for upward moving transitions to a value equal or lower than the nominal. Similarly, typically, set the DC and AC loadlines to a value larger than the nominal value for downward moving transitions. Refer to the *Technical Reference Manual* for a register map of this command.

Figure 7-13. Dynamic load line and offset control

The DVID CONFIG command also allows the user to configure dynamic offsets which are only applied during output voltage transitions. The configured *recovery delays* determine when the load line and offset values return to nominal settings, in terms of PWM (order 0) cycle counts. Figure 7-13 illustrates the dynamic load line, offset and recovery delay behavior of the controller.

7.5.2 Output voltage margining

Output voltage margin testing allows power designers to test the response of their system to across output voltage tolerance corners.

The MARGIN bits in the [OPERATION](#page-88-0) command can be used to toggle the active channel between several states:

MARGIN bits	Description	Output voltage target	Voltage fault detection		
0000b	Margin none	VOUT COMMAND	Fnabled		
0101b	Margin low (act on faults)	VOUT MARGIN LOW	Enabled		
0110b	Margin low (ignore on faults)	VOUT MARGIN LOW	Disabled		
1001b	Margin high (act on faults)	VOUT MARGIN HIGH	Enabled		
1010b	Margin high (ignore on faults)	VOUT MARGIN HIGH	Disabled		
Other	Not supported/invalid data				

Table 7-5. Supported MARGIN settings

Example procedure: voltage margin (ignore fault) testing

- 1. Write to the [PAGE](#page-88-0) command to select the desired channel (E.g. 00h for channel A).
- 2. Write [VOUT_COMMAND](#page-94-0) to the desired value during margin none operation.
- 3. Write VOUT MARGIN LOW to the desired value during margin low operation.
- 4. Write VOUT MARGIN HIGH to the desired value during margin high operation.
- 5. Write the [ON_OFF_CONFIG](#page-89-0) command to ensure the device is configured to respect the OPERATION command.
- 6. Toggle to margin none operation. Write [OPERATION](#page-88-0) to 80h.
- 7. Toggle to margin low (ignore fault) operation. Write [OPERATION](#page-88-0) to 94h.
- 8. Toggle to margin high (ignore fault) operation. Write [OPERATION](#page-88-0) to A4h.

7.5.3 Power supply telemetry and calibration

Table 7-6 summarizes the available telemetry functions through PMBus.

No sensor gain or offset calibration is required for output voltage, temperature or input voltage telemetry.

7.5.3.1 Output current calibration

Use the IOUT CAL GAIN to adjust the gain of the output current telemetry. One gain setting is provided which applies to all phases in the channel. Use the IOUT CAL OFFSET to adjust the current measurement offset for each phase. The offset for the total channel is calculated as a sum of the configured offsets for all phases. During power supply characterization use the [PHASE_CONFIG](#page-116-0) command to configure the controller for 1-phase mode, to enable measurement of a single phase measurement offset. Refer to the example below.

The [READ_IOUT](#page-112-0) command value is calculated according to Equation 4 and [Equation 5](#page-48-0).

$$
READ_IOUT_{TOTAL} = \frac{1}{IOUT_CAL_GAIN} \times \sum_{phases}^{active} (CSP_i - VREF) + \sum_{phases}^{active} IOUT_CAL_OFFSET_i
$$
 (4)

where

- READ_IOUT $_{\text{TOTA}}$ is the total output current telemetry value, accessible with PHASE=FFh
- IOUT_CAL_GAIN is the output current gain setting (one per channel)
- \bullet $\;\;$ CSP_i is the voltage of the current sense signal from each power stage
- VREF is the digitized value of the internal 1.5-V LDO

• IOUT_CAL_OFFSET $_{\mathsf{i}}$ is the output current offset setting for each phase

$$
READ_IOUTPHASE i = \frac{1}{IOUT_CAL_GAIN} \times (CSP_i - VREF) + IOUT_CAL_OFFSET_i
$$
 (5)

where

- READ_IOUT_{PHASE} is the per-phase current telemetry value, accessible with PHASE=00h for phase 1, 01h for phase 2, etc ...
- IOUT CAL GAIN is the output current gain setting (one per channel)
- \bullet $\;\;$ CSP $_{\mathsf{i}}$ is the voltage of the current sense signal for that phase
- VREF is the digitized value of the internal 1.5-V LDO
- IOUT_CAL_OFFSET $_{\mathsf{i}}$ is the output current offset setting for that phase

Example procedure: Per-Phase calibration of READ_IOUT

First select the correct [IOUT_CAL_GAIN](#page-97-0) for the whole channel:

- 1. With all phases active, apply the first load current, I_{OUT1} , to the converter and wait for the [READ_IOUT](#page-112-0) value to stabilize. Read-back and record the value of $READ$ IOUT as I_{MON1} .
- 2. With all phases active, apply the second load current, I_{OUT2} , to the converter and wait for the [READ_IOUT](#page-112-0) value to stabilize. Read-back and record the value of $READ$ IOUT as I_{MON2} .
- 3. Calculate the new gain setting according to Equation 6.
- 4. Write the [PAGE](#page-88-0) to the current channel, and the [PHASE](#page-89-0) to FFh.
- 5. Write the newly calculated value to **IOUT** CAL GAIN.
- 6. Perform an NVM Store operation and power cycle.

$$
IOUT_CAL_GAIN_{new} = \frac{I_{OUT2} - I_{OUT1}}{I_{MON2} - I_{MON1}} \times IOUT_CAL_GAIN_{current}
$$
\n(6)

Next, select the [IOUT_CAL_OFFSET](#page-98-0) for each phase according to the procedure below:

- 1. Record the current values of [PHASE_CONFIG](#page-116-0) and [IOUT_CAL_OFFSET](#page-98-0) for each phase.
- 2. Adjust the [TON_RISE](#page-106-0) temporarily to accomodate enabling power conversion with one phase only active, if needed.
- 3. With power conversion disabled for both channels, update the [PHASE_CONFIG](#page-116-0) command so that only the first phase is active, and its assigned ORDER is 0.
- 4. Enable power conversion through the VR_EN pins or [OPERATION](#page-88-0) as configured through ON OFF CONFIG.
- 5. Apply a known load current, I_{OUT} 1. Wait for the READ IOUT to stabilize and record the value as I_{MON1} .
- 6. Calculate the new [IOUT_CAL_OFFSET](#page-98-0) per Equation 7, where *i* is the currently configured phase.
- 7. Store the newly calculated offset for the first phase value in memory temporarily.
- 8. Repeat steps 3-7 for each phase in the converter.
- 9. Disable power conversion.
- 10. Set the [PHASE_CONFIG](#page-116-0) back to the original value.
- 11. Write the [PAGE](#page-88-0) to the current channel, and the [PHASE](#page-89-0) to 00h for the first phase.
- 12. Write the newly calculated **IOUT_CAL_OFFSET** value.
- 13. Repeat steps 11-12 for each phase. PHASE value 01h refers to the 2nd phase, 02h refers to the 3rd phase and so on.
- 14. Re-set the TON RISE to the desired value during normal operation, if needed.
- 15. Perform an NVM Store operation and power cycle.

$$
IOUT_CAL_OFFSET_{new} = I_{OUT i} - (I_{MON i} + IOUT_CAL_OFFSET_{current})
$$
\n(7)

7.5.3.2 Input current calibration (measured)

Use [MFR_CALIBRATION_CONFIG](#page-118-0) command to adjust the gain and offset of the input current sensor. First, set analog front-end gain such to keep the signal at the ADC to be less than 800 mV. Then set the digital gain to fine-tune the total gain based on the selected input current shunt. Finally adjust the input current offset based

on lab measurements. A detailed example of input current sensor calibration is shown in [Input current sensing:](#page-35-0) [VIN_CSNIN and CSPIN.](#page-35-0)

The equation for input current sense measurements is shown in Equation 8.

$$
READ_IIN = I_{IN} \times R_{SENSE} \times G_{INSHUNT} \times \left(\frac{G_{IINMAX}}{800 \text{ mV}}\right) + IIN_OFS
$$
\n(8)

where

- I_{IN} is the true input current in amperes
- R_{SENSE} is the effective sense element gain in ohms
- $G_{INSHUNT}$ is the analog front-end gain
- G_{INMAX} is a digital-domain gain factor used for fine tuning
- IIN OFS is an offset factor applied to the resulting value in amperes

Estimate the maximum input current for the design using Equation 9.

$$
I_{IN(MAX)} = \left(\frac{V_{OUT(A)} \times I_{PEAK(A)}}{V_{IN} \times \eta_{IPEAK(A)}} + \frac{V_{OUT(B)} \times I_{IPEAK(B)}}{V_{IN} \times \eta_{IPEAK(B)}}\right) \times K_{MARGIN}
$$
(9)

where

- $V_{\text{OUT(A)}}$ and $V_{\text{OUT(B)}}$ are the output voltage for channels A and B respectively
- $I_{PEAK(A)}$ and $I_{PEAK(B)}$ are the peak design currents for channels A and B respectively
- V_{IN} is the input voltage for the design
- $n_{\text{UPEAK}(A)}$ and $n_{\text{UPEAK}(B)}$ are the full-load conversion efficiency for channels A and B respectively
- K_{MARGIN} is a factor of safety used for design margin

Select the analog front-end gain, G_{IINSHUNT}, to maximize the signal level at the ADC whie remaining within its full scale range of 800 mV. Select the closest available value less than the result of Equation 10.

$$
G_{\text{IINSHUNT}} \le \frac{800 \text{ mV}}{I_{\text{IN}}(\text{MAX}) \times R_{\text{SENSE}}} \tag{10}
$$

Finally select the digital gain factor, G_{INMAX} , with a resolution of 0.5 per LSB, to fine-tune the current sense gain using Equation 11.

$$
G_{\text{IINMAX}} = \frac{800 \text{ mV}}{G_{\text{IINSHUNT}} \times R_{\text{SENSE}}} \tag{11}
$$

Example: 12V to 0.88 V 12+0 design at 400 A / 25 A, $R_{\text{SENSE}} = 0.3$ **mΩ**

Channel B is not used in this design. Estimate the maximum input current, according to the calculation below.

$$
I_{IN(MAX)} = \left(\frac{1.8V \times 400A}{12V \times 95\%} + \frac{1.0V \times 25A}{12V \times 90\%}\right) \times 1.25 = 82A
$$

Select the analog front-end gain, and digital gain factors as shown below. Set the IIN_OFS should to 0.0 A, and tune the value based on design characterization measurements.

$$
G_{\text{IINSHUNT}} \le \frac{800 \text{mV}}{82 \text{A} \times 0.2 \text{m}\Omega} \rightarrow G_{\text{IINSHUNT}} = 40
$$

$$
G_{\text{IINMAX}} = \frac{800 \text{mV}}{40 \times 0.2 \text{m}\Omega} \approx 100
$$

Finally, the calibrated input current measurement is verified to be calibrated properly.

 $\text{READ_IIN} = I_{IN} \times 0.2 \text{m}\Omega \times 40 \times \left(\frac{100}{800 \text{mV}}\right) \approx 1.0 \times I_{IN}$

7.5.3.3 Input current calibration (calculated)

Applications which do not use measured current sensing can still report calculated input current based on the output voltage, output current and input voltage of each channel. To use calculated input current reporting, connect the VIN_CSNIN and CSPIN pins together, and to the input voltage. A connection to the input voltage is still required for the control loop to set the correct on-time. Use the CALCIIN RD setting in MISC OPTIONS to enable calculated input current reporting. The controller estimates the converter power efficiency for each channel by comparing the actual on-time of the PWM pins, which get wider as the conversion loss increases to maintain voltage and frequency regulation, to the idealized on-time assuming no power loss. Fine-tune the gain of the calculated input current measurement through PMBus, using the MFR CALIBRATION CONFIG command.

$$
I_{IN(CALC)} = \frac{V_{OUT(A)} \times I_{OUT(A)}}{V_{IN} \times \eta_{est(A)} \times \text{CALCIN_EFF_A}} + \frac{V_{OUT(B)} \times I_{OUT(B)}}{V_{IN} \times \eta_{est(B)} \times \text{CALCIN_EFF_B}} \tag{16}
$$

where

- $V_{\text{OUT(A)}}$ is the output voltage telemetry value for channel A
- $IOUT_(A)$ is the output current telemetry value for channel A
- V_{IN} is the input current telemetry value (shared)
- $n_{est(A)}$ is the controller's estimated conversion efficiency on channel A
- CALCIIN_EFF_A is the PMBus programmable gain factor to fine-tune the current gain for channel A
- $V_{OUT(B)}$ is the output voltage telemetry value for channel B
- $IOUT_(B)$ is the output current telemetry value for channel B
- $n_{\text{est(R)}}$ is the controller's estimated conversion efficiency on channel B
- CALCIIN_EFF_B is the PMBus programmable gain factor to fine-tune the current gain for channel B

7.5.4 Flexible phase assignment

Use the [PHASE_CONFIG](#page-116-0) command to assign each PWM pin to a logical phase number. By default, phase configuration settings are derived from pinstrapping and not from non-volatile memory. Refer to [Section 7.4.4](#page-36-0), for more information about enabling NVM phase configuration settings. Refer to the *Technical Reference Manual* for a register map of the [PHASE_CONFIG](#page-116-0) command. Each PWM pin has 4 available settings:

- **ENABLE:** Controls whether the phase is active or remains at tristate always.
- **PAGE:** Assigns each phase to channel A or channel B. This setting also determines which CSP pins are incorporated in the I_{SIM} control signals for each channel.
- **PHASE:** Assigns each phase within a channel a [PHASE](#page-89-0) setting at which it can be addressed. The PHASE assignment is not backed by non-volatile memory, and each phase is assigned a derived PHASE setting at power-on.
- **ORDER:** Controls the order in which phases are fired with respect to each other. [Figure 7-14](#page-51-0) and Figure [7-15](#page-51-0) illustrate the effect of different ordering assignments. Reconfigure the phase ordering to ensure adjacent phases do not interfere with each other due to layout related coupling issues. If dynamic phase shedding is used, phases add or drop according to their assigned ORDER value.

example)

Figure 7-15. 0-2-4-1-3-5 fire order (6 phase example)

Observe the following rules when updating the phase configuration settings. The *Fusion Digital Power Designer* GUI enforces these rules, but the controller itself does not:

- Channel A may be assigned up to 12 phases. Channel B may be assigned up to 6 phases.
- The ORDER assignments within a channel must be continuous, and start at 0. Do not skip phase order assignments.
- The PHASE assignments within a channel must be continuous, start at 0 counting upward from APWM1 for channel A and downward from APWM12/BPWM1 for channel B.

Example: 8+2 phase configuration with non-standard fire order

- 1. Write the [PIN_DETECT_OVERRIDE](#page-123-0) command to ensure the controller takes its phase configuration from non-volatile memory at the next power-up.
- 2. Write the [PHASE_CONFIG](#page-116-0) command as shown below.
- 3. Issue [STORE_USER_ALL](#page-90-0). At the next power-on, the phase configuration is restored from NVM.

$1.00010 + 1.1$ and 1.001011 and 1.001011 and 1.001011 and 1.0010111 and 1.0010111 and 1.00101111 and 1.001 PHASE Pin Name Phase Enable PAGE ORDER Bit Numbers						
APWM12/BPWM1	191:176			0	0	
APWM11/BPWM2	175:160					
APWM10/BPWM3	159:144	0	х	X	X	
APWM9/BPWM4	143:128	0	X	X	X	
APWM8/BPWM5	127:112		Ω			
APWM7/BPWM6	111:96		0	6	5	
APWM6	95:80		0	5	3	
APWM5	79:64		Ω	4		
APWM4	63:48		Ω	3	6	
APWM3	47:32		Ω	\mathcal{P}	4	
APWM2	31:16		0		2	
APWM1	15:0		0	0	0	

Table 7-7. Example settings: 8+2, 0-2-4-6-1-3-5-7 ordering

7.5.5 Thermal balance management (TBM)

In any practical multiphase printed circuit board design, some power stages are physically located near to, or between other phases. Power stages physically located between two other power stages experience mutual

heating as a result of power dissipation from adjacent power stages. Hence, even though the controller device regulates the DC current sharing of each phase, the temperature of each power stage may be different.

Optionally, adjust the per-phase current sharing ratio K_T for each phase using the [ISHARE_CONFIG](#page-117-0) command. This open-loop adjustment allows the designer to balance the temperature of each phase to compensate for mutual heating and non-uniform ground copper for heat spreading. The per-phase current limit of each phase is not affected by this setting. Refer to the *Technical Reference Manual* for a register map of [ISHARE_CONFIG](#page-117-0).

Thermal balancing is accomplished by scaling the gain of each phase current, as provided to the current sharing amplifier, in the on-time generator circuit for each phase. Refer to [Figure 7-23](#page-58-0) for more information. Each phase has an independently programmable gain K_T . Current share gain is assigned according to the logical phase number (PHASE setting) for each phase. The current carried by each phase when thermal balancing is active, can be calculated according to Equation 13.

First, calculate the effective thermal phase number, N_T as shown in Equation 13. This value changes with different numbers of operational phases, when phase shedding is enabled.

$$
N_T = \frac{1}{K_{T1}} + \frac{1}{K_{T2}} + \dots + \frac{1}{K_{Tn}}
$$
\n(17)

where

- N_T is the effective thermal phase number.
- K_{T1} , K_{T2} , K_{Tn} are the individual thermal balance gains for phase 1, phase 2, ... phase n.

Then each phase carries a proportion of the total current, I_{SUM} , as shown in Equation 14.

$$
I_{PHASE\ i} = \frac{I_{SUM}}{N_T \times K_{Ti}}\tag{18}
$$

where

- \bullet I_i is the phase current for the i-th phase in amperes
- I_{SIM} is the total current carried by all phases in amperes
- \cdot K_{Ti} is thermal balance gain assigned to the i-th phase
- N_T is the effective thermal phase number, calculated above

Then, the current sharing ratio, comparing one phase to another is given by Equation 15.

$$
\frac{I_{PHASE\,i}}{I_{PHASE\,j}} = \frac{K_{Tj}}{K_{Ti}}\tag{19}
$$

where

- $\;$ I_i and I_j are the phase current of the i-th and j-th phases in amperes
- K_{Ti} and K_{Ti} are the thermal balance gains of the i-th and j-th phases

Example: Balancing phase temperature for 7-phase converter

Consider a 7-phase converter with the following thermal balance gains assigned:

Calculate N_T according to [Equation 16](#page-53-0).

$$
N_T = \frac{1}{0.8} + \frac{1}{0.9} + \frac{1}{1.0} + \frac{1}{1.0} + \frac{1}{1.0} + \frac{1}{0.9} + \frac{1}{0.8} \approx 7.722
$$
 (20)

Phases 1 and 7 have the same thermal balance gain, and carry the same proportion of the total current. Phases 2 and 6 have the same thermal balance gain and carry the same proportion of total current. Similarly, phases 3, 4, and 5 carry the same proportion of total current. Equation 17, Equation 18, and Equation 19 show the expected phase currents as a fraction of the total current I_{SIM} .

$$
I_1 = I_7 = \frac{I_{SUM}}{N_T \times K_1} = \frac{I_{SUM}}{7.722 \times 0.8} \approx I_{SUM} \times 0.162
$$
\n(21)

$$
I_2 = I_6 = \frac{I_{SUM}}{N_T \times K_2} = \frac{I_{SUM}}{7.722 \times 0.9} \approx I_{SUM} \times 0.144
$$
\n(22)

$$
I_3 = I_4 = I_5 = \frac{I_{SUM}}{N_T \times K_3} = \frac{I_{SUM}}{7.772 \times 1.0} \approx I_{SUM} \times 0.129
$$
\n(23)

The ratios of two phase currents can be easily calculated as shown in Equation 20 and Equation 21.

$$
\frac{I_2}{I_1} = \frac{K_{T1}}{K_{T2}} = \frac{0.9}{0.8} \approx 1.125
$$
\n(24)

$$
\frac{I_4}{I_6} = \frac{K_{T6}}{K_{T4}} = \frac{0.9}{1.0} \approx 0.9
$$
\n(25)

7.5.6 Dynamic phase adding/shedding (DPA/DPS)

The dynamic phase shedding (DPS) feature allows the controller to dynamically select the number of operational phases for each channel, based on the total output current. This increases the total converter efficiency by reducing unnecessary switching losses when the output current is low enough to be supported by a fewer number of phases, than are available in hardware. Use the PHASE SHED CONFIG command to configure the phase adding/shedding thresholds. Refer to the *Technical Reference Manual* for a full listing of available thresholds.

Set the DPS EN bit to 0b to disable phase shedding operation. The MIN PH setting determines the minimum number of phases which are active during light-load operation.

Phase adding is detected based on the summed peak current of all phases in the analog domain. Phase shedding is detected based on average current telemetry, with a forced delay of 120 μs. The phase add thresholds are not affected by current measurement calibration, but the phase shed thresholds are.

Each phase has 3 settings available:

- **Phase add threshold (PH_ADDx)** selects the nominal phase adding threshold. Set this value approximately equal to the peak efficiency point per phase to optimize overall converter efficiency.
- **Phase add hysteresis (DPA_HYSTx)** selects the phase add threshold hsyteresis. Nominally set this value to one-half the value of the ripple current on the I_{SIM} current for that number of phases.
- **Phase drop hysteresis (DPS_HYST)** selects the phase drop hysteresis (per-phase average current). There is one setting per channel.

The phase add/drop thresholds can be calculated according to the equations below. First determine the ripple cancellation effect for each combination of phase numbers, for the chosen duty cycle using Equation 22. This value affects the true add thresholds.

$$
K_{i} = \frac{\Delta I_{RIPPLE(ISUM)}}{\Delta I_{RIPPLE(PHASE)}} \approx \frac{N_{i} \times (D - \frac{m}{N_{i}}) \times (\frac{m+1}{N_{i}} - D)}{D \times (1 - D)}
$$
(26)

where

 \cdot K_i is the ripple cancellation ratio before the phase transition

- $\Delta I_{\text{ripole(ISUM)}}$ is the ripple in the summed current after cancellation
- $\Delta I_{\text{ripole}(IPHASE)}$ is the ripple each individual phase
- N_i is the number of phases currently active
- D is the converter duty cycle, nominally Vout / Vin
- $\,$ m is the maximum integer which does not exceed N_i \times D (can be zero)

Calculate the DC phase adding thresholds based on the chosen configuration using Equation 23. Phases are added based on peak I_{SUM} current, after being passed through a 1 μ s filter. Typically, choose the DPA_HYST settings to cancel out the current ripple term. Then the DC current adding threshold is equal to the PH_ADDx value selected.

$$
I_{DPA(i\text{ to }i+1)} \approx PH_ADD_{i+1} + DPA_HYST_{i+1} - K_i \times \frac{\Delta I_{RIPPLE(PHASE)}}{2}
$$
\n
$$
(27)
$$

where

- $I_{DPA(i \text{ to } i+1)}$ is the DC current at which the controller transitions from i to i+1 phases
- $\;$ PH_ADD $_{\mathsf{i}}$ is the selected phase add threshold for phase number i
- $\:$ DPA_HYST $_{\mathsf{i}}$ is the selected phase add hysteresis for phase number i
- $\Delta I_{RIPPLE(PHASE)}$ is the ripple each individual phase

Calculate the DC phase drop thresholds based on the chosen configuration using Equation 24 phases are added based on the output current telemetry value, with a deglitch filter of 120 μs.

$$
I_{DPS(i+1\text{ to }i)} \approx PH_ADD_{i+1} - i \times DPS_HYST
$$
\n(28)

where

- $I_{DPS(i+1 to i)}$ is the DC current at which the controller transitions from i+1 to i phases
- PH ADD_{i+1} is the selected phase add threshold for phase number i+1
- $\,$ N $_{\mathsf{i}}$ is the number of phases currently active before the phase shed event
- $\:$ DPA_HYST $_{\mathsf{i}}$ is the selected phase shed hysteresis

Phase add/shed example: 600-kHz, 8-phase, 12-V to 0.8-V converter, with 120 nH inductor

Assume
$$
V_{IN} = 12 \text{ V}
$$
, $V_{OUT} = 0.88$, $f_{SW} = 600 \text{ kHz}$, $L = 120 \text{ nH}$.

The example below explains how to calculate the phase adding and shedding thresholds for 2 to 3 phases. First calculate the inductor ripple current in one phase. Set the DPA_HYST3 setting to approximately 1/2 the inductor current ripple in one phase. Assuming the phase adding threshold for phase 3, PH_ADD3, parameter is set to 40.0 A, and the phase shed hysteresis, DPS HYST is set to 2.0 A, the phase adding and shedding thresholds are calculated as shown below.

$$
I_{RIPPLE(PHASE)} = \frac{V_{OUT} \times (V_{OUT} - V_{IN})}{V_{IN} \times L \times f_{SW}} = \frac{0.88V \times (12V - 0.88V)}{12V \times 120nH \times 600kHz} = 11.3A
$$

$$
m = FLOOR(2 \times \frac{0.88V}{12V}) = 0
$$

\n
$$
K_2 \approx \frac{N_i \times (D - \frac{m}{N_i}) \times (\frac{m+1}{N_i} - D)}{D \times (1 - D)} \approx \frac{2 \text{phases} \times (\frac{0.88V}{12V} - \frac{0}{12 \text{phases}}) \times (\frac{0 + 1}{12 \text{phases}} - \frac{0.88V}{12V})}{\frac{0.88V}{12V} \times (1 - \frac{0.88V}{12V})} \approx 0.92
$$

$$
I_{DPA(2 to 3)} \approx PH_{ADD_3} + DPA_{HYST_3} - K_i \times \frac{\Delta I_{RIPPLE(PHASE)}}{2} \approx 40A + 6A - 0.92 \times \frac{11.3A}{2} = 40.8A
$$

 $I_{DPS(3 to 2)} \approx PH_{ADD3} - 2 \times DPS_{HYST} = 40A - 2 \times 2A = 36A$

7.5.7 Turbo Mode

The turbo mode feature enables multiphase systems to boost their efficiency by separating phases which carry the thermal steady state current of the load (normal phases) from those which only need to turn on to support fast load transient events (turbo phases).

- **Normal phases** carry the steady state current, and are operational all or most of the time. Normal phases can use larger inductance values to enable converter operation at lower switching frequency, as well as reduce inductor core loss.
- **Turbo phases** carry the AC load transient current and are not intended to remain operational always. Uselower inductance values for turbo phases to enable them to ramp up their phase current quickly as they turn on during transient events. Assign a higher current sharing ratio to turbo phases using the [ISHARE_CONFIG](#page-117-0) command. Turbo phases are activated whenever USR2 is triggered, or whenever the converter output current exceeds their respective phase adding threshold. Turbo phases are always added last, and multiple turbo phases are added at the same time, regardless of their ordering assignment.

Turbo mode is only applicable to systems which use dynamic phase shedding. This feature is optional, and only recommended in cases where the system provides enough margin for the turbo phase power stages to operate within their safe operating area. The per-phase current report is not correct in turbo mode.

Use the [PHASE_CONFIG](#page-116-0) command to assign phases as being either normal phases or turbo phases.

Example: 7 phases with 2 turbo phases

- Use the [PHASE_CONFIG](#page-116-0) command to assign phase order 3 and 6 as turbo phases. Assign turbo phases out-of-phase with each other to avoid increasing the converter output ripple by a large amount due to loss of interleaving benefits.
- Use the [ISHARE_CONFIG](#page-117-0) command to assign the "turbo gain" ratio as 2.0. This means the turbo phases will carry 2.0x the current of normal phases when turned on. Ensure that the turbo phase power stages are still operated within their safe operating area at worst case.
- Nominally, assign the turbo phases an inductance value proportionally lower compared to normal phases. In this case, normal phases use 150 nH inductance, and turbo phases use 75 nH. Without turbo phase, all normal phases would require 120nH.
- Use the [PHASE_CONFIG](#page-116-0) command to set the dynamic phase adding thresholds for 5-6 phases and 6-7 phases high enough that they do not add during steady state current operation.
- Use the FREQUENCY SWITCH command to reduce the switching frequency, to reduce switching loss.
- As shown in Figure 7-16 and Figure 7-17, the design still meets the transient requirement. The efficiency improvement is approximately 0.3-0.5%.

Figure 7-16. Load step with Turbo Mode Figure 7-17. Load removal with Turbo Mode

7.6 Control Loop Theory of Operation

7.6.1 Adaptive voltage positioning and DC load line (droop)

TPS536C7B1 supports adaptive voltage positioning (AVP) through the [VOUT_DROOP](#page-96-0) PMBus command. This feature is also referred to as the DC load line (DCLL) for the control loop. Use a non-zero DC load line to reduce output voltage set-point as a function of the load current, with a controlled slope. This feature is optional. Set the DC load line to 0.0 m Ω in applications which do not use a load line.

The DC load line provides two main benefits:

- Reducing the output voltage set-point, reduces the power consumption of the system, when the load current is high.
- Adaptive voltage positioning increases the allowable undershoot and overshoot during load transient events. Figure 7-18 and Figure 7-19 compare example output voltage specifications for systems with zero load line and non-zero load line. The nominal setting for the output voltage is chosen to be higher, to allow the entire transient window as margin for transient overshoot and undershoot.

Figure 7-18. Load transient specification (zero load Figure 7-19. Load transient specification (non-zero line) load line)

7.6.2 DCAP+ conceptual overview

[Figure 7-20](#page-57-0) below describes the theory of operation for multiphase DCAP+ control, in continuous conduction mode (CCM).

The summed inductor currents, I_{SUM} , and output voltage deviation information, along with appropriate gain and integration, are processed to form a control signal V_{COMP}. Neglecting the output voltage information and integration, the V_{COMP} signal is a scaled version of I_{SUM} . A compensating ramp signal, V_{RAMP}, has a slope proportional to the number of phases, and switching frequency setting. When the V_{RAMP} and V_{COMP} signals intersect, the controller fires a new pulse.

Phase management logic distributes new pulses to the next phase in the firing order sequence. Each phase is assigned a firing order, at which pulses are passed to that phase. A separate, slower loop adjusts the on-times for each phase based on the output voltage setpoint, switching frequency setting, and current balance error.

7.6.3 Off-time control: loop compensation and transient tuning

Figure 7-22 shows a conceptual block diagram of the DCAP+ off-time control loop. Transient response tuning is accomplished by changing the parameters which generate the V_{COMP} signal. These parameters are accessible using the [COMPENSATION_CONFIG](#page-115-0) command. Refer to the *Technical Reference Manual* for a register map of this command.

The V_{COMP} signal is generated by the sum of three signal paths. Finally the V_{COMP} signal is scaled by the AC gain parameter, K_{AC} .

- **Proportional path:** An error amplifier subtracts the sensed output voltage from the output voltage target, set by V_{DAC}. The gain of the proportional path is set by the AC load line (ACLL). Reducing the value of the AC load line increases the proportional path gain, which gives faster transient response. Setting the AC load line to a very low value can lead to low phase margin. The minimum recommended ACLL value is 0.125 m ohm.
- **Integral path:** The difference between the sensed output voltage and the output voltage target, V_{DAC}, is compared to the ideal droop ($I_{\text{SIM}} \times \text{DCL}$) value to create an error voltage, V_{ERR} . An integrator adjusts the setpoint of V_{COMP} , to drive the output voltage error to zero. Integration provides high DC gain, giving the power supply excellent output regulation and DC load line performance. The programmable integration time constant, τ_{INT} changes the settling time of of the output voltage folliowing a transient. Increasing the integration time constant improves phase margin. The programmable integration path gain, K_{INT} , sets the gain of the integral path.
- **Current feedback:** The summed phase current, I_{SUM} , with a nominal gain of 5 mV/A, is used directly to generate V_{COMP} , as well as in the integral path to set the DC load line. The gain of this path is not affected by the [IOUT_CAL_GAIN](#page-97-0) or [IOUT_CAL_OFFSET](#page-98-0) calibration commands.

Figure 7-22. Loop compensation conceptual block diagram

7.6.4 On-time control: adaptive ton and autobalance current sharing

The nominal on-time for each phase is determined by an adaptive one-shot circuit, which generates on-times according to Equation 25. PWM on-times are adjusted very slowly compared to off-times, so the DCAP+ modulator behaves similar to a constant-on-time architecture.

Use the [FREQUENCY_SWITCH](#page-97-0) command to set the nominal per-phase switching frequency.

$$
t_{ON} = \frac{V_{DAC} + K_{ISHARE} \times (I_L - I_{AVG})}{V_{IN} \times FREQUENCY_SWITCH} + \Delta PLL_CLF
$$
\n(34)

where

- t_{ON} is the on-time for the phase in seconds
- V_{DAC} is the output voltage set-point in volts
- FREQUENCY SWITCH is the commanded switching frequency in Hz
- V_{IN} is the sensed input voltage from the VIN CSNIN pin
- \cdot K_{ISHARF} is the gain of the current share loop
- I_L is the current carried by the phase
- I_{AVG} is the average phase current for all phases
- ΔPLL_CLF is the on-time adjustment from the closed loop frequency correction circuit

Current sharing is implemented by adapting the on-time for each phase, according to the difference between its own phase current I_L , and the average of all phase currents I_{AVG} . When the phase current for any one phase is greater than the average of all phase currents, the on-time of that phase is reduced accordingly. Similarly, if the phase current of any one phase is less than the average of all phase currents, the on-time of that phase is increased.

The on-time is also proportional to the sensed input voltage, which provides the controller with inherent input voltage feed-forward.

Furthermore, a frequency control loop adjusts the on-times for each phase to drive the actual switching frequency equal to the [FREQUENCY_SWITCH](#page-97-0) setting. An internal clock counts the number of observed pulses over a set interval, and compares the result to the calculated ideal number. If too many pulses are fired in the sampling period, the switching frequency is too high, and the on-times are increased to reduce the steady-state switching frequency. If too few pulses are fired during the sampling period, the switching frequency is too low and the on-times are reduced to increase the steady-state frequency. The PWM pin assigned to ORDER=0 is used for counting purposes, as it does not drop due to phase shedding.

Figure 7-23. On-time generation and auto-balance current sharing

7.6.5 Load transient response

TPS536C7B1 achieves fast load transient performance using the inherently variable switching frequency characteristics of DCAP+ control. Figure 7-24 illustrates the load insertion behavior, in which PWM pulses are generated with faster frequency than the steady-state frequency, to provide more energy to the output voltage, improving undershoot performance. Figure 7-25 illustrates the load release behavior, in which PWM pulses can be delayed to avoid charging extra energy to the load until the output voltage reaches the peak overshoot.

When there is a sudden load increase, the output voltage immediately drops. The controller device reacts to this drop by lowering the voltage on internal V_{COMP} signal. This forces PWM pulses to fire more frequently, which causes the inductor current to rapidly increase. As the converter output current reaches the new load current, the device reaches a steady-state operating condition and the PWM switching resumes the steady-state frequency.

When there is a sudden load release, the output voltage immediately overshoots. The control loop reacts to this rise by increasing the voltage of the internal V_{COMP} signal. This rise forces the PWM pulses to be delayed until the converter output current reaches the new load current. At that point, the switching resumes and steady-state switching continues. In Figure 7-24 and Figure 7-25, the ripples on V_{OUT} , and V_{COMP} voltages are not shown for simplicity.

Figure 7-24. Load insertion response (4-phase example, 0-1-2-3 ordering)

Figure 7-25. Load release response (4-phase Example, 0-1-2-3 ordering)

7.6.6 Forced minimum on-time, minimum off-time and leading-edge blanking time

Under normal linear operation, the PWM on- and off-times are generated by the control loop. To improve noise immunity, the controller forces a minimum on-time whenever the PWM pins pulse high. The off-time for any phase is limited by a forced minimum off-time. Although TI smart power stage devices have built-in protection from glitches on the PWM pins also, this feature provides redundant protection against cross-conduction issues.

The controller also limits the time between sending pulses to any two adjacent phases. This is referred to as the leading-edge blanking time, t_{BLANK}. Increase the leading edge blanking time to prevent over-compensation (or "ring-back") by the controller during heavy load transient events. The minimum on-time, minimum off-time, and leading edge blanking time are programmable by the [NONLINEAR_CONFIG](#page-116-0) PMBus command. Refer to the *Technical Reference Manual* for a register map of this command.

For multiphase designs, the maximum per-phase switching frequency during transients, is limited by the leading edge blanking time parameters as shown in Equation 26. The controller also forces a minimum-off-time per phase. The greater of the two limits the maximum frequency.

$$
f_{\text{PHASE(max)}} = \frac{1}{N_{\Phi} \times t_{\text{BLANK}}}
$$

where

- N_{Φ} is the number of active phases
- $t_{\text{BI ANK}}$ is the leading edge blanking time in seconds

7.6.7 Nonlinear: undershoot reduction (USR), overshoot reduction (OSR) and dynamic integration

Nonlinear features improve the controller response to severe repetitive load transient conditions.

When the controller is subjected to load transients at very high frequency, the output voltage may not be able to completely settle before the next transient event occurs. As a result, particularly during overshoot events, when the controller is firing pulses infrequently, the controller integration path can see error which does not completely settle. Accumulation of large overshoot error can cause the controller response to following undershoot events to be slower. To prevent excess accumulation of error during repetitive load transient events, the controller implements *dynamic integration*. When the output voltage overshoots its target by a certain voltage, V_{DINT}, the controller integration time constant can be changed to an alternate value, the dynamic integration time constant. Use the COMPENSATION CONFIG command to configure the dynamic integration time constant and threshold voltage. Typically, set the dynamic integration constant to a longer time than the static integration time constant.

(35)

Systems which use the dynamic phase shedding feature, may still have sudden and severe load transient events occur. The undershoot reduction (USR) feature allows the controller to add phases even before the output current reaches the dynamic phase adding thresholds. This ensures the transient undershoot event is stopped as quickly as possible. TPS536C7B1 has two levels of USR. The USR1 threshold is used to quickly enable a configurable number of phases, USR1 PH. The USR2 threshold adds all enabled phases, assigned to that channel. Use the [NONLINEAR_CONFIG](#page-116-0) command to configure the USR1 and USR2 features.

The overshoot reduction (OSR) feature reduces output voltage overshoot during severe load transient events, by turning off the low-side FETs of the powerstage devices (e.g. tri-stating the controller PWM pins), when an overshoot event occurs. The inductor current of each phase must remain continuous, forcing the output current through the body diode of each low-side FET. This dissipates excess energy more quickly than keeping the powerstage low-side FET fully conducting, due to the forward voltage drop characteristics of the body diodes. As a result, the transient overshoot is smaller when this technique is used, compared to simply turning on the lowside FET of each powerstage. However, this results in excess heat which must be properly managed in systems with highly repetitive transient conditions. Additionally, TPS536C7B1 can be configured to truncate PWM pulses, to reduce the worst-case response time to overshoot events. The [NONLINEAR_CONFIG](#page-116-0) command provides four controls for overshoot reduction: an enable bit for diode braking, an enable bit for pulse truncation, the OSR threshold, V_{OSR} , and the diode braking timeout, which limits the maximum amount of time during which diode braking takes place, to manage excess heating. Refer to the *Technical Reference Manual* for a register map of this command.

7.7 Power supply fault protection

7.7.1 Host notification and status reporting

The supported status bits and registers are detailed in Figure 7-27. All of the fault conditions listed in [Section](#page-65-0) [7.7.3](#page-65-0) have associated status bits. Status bits and SMB ALERT# may be cleared using the [CLEAR_FAULTS](#page-89-0) command, commanding the offending channel to disable (as specified in [ON_OFF_CONFIG](#page-89-0)), or by power cycling. Most commonly, issue [CLEAR_FAULTS](#page-89-0) with the PAGE set to FFh, to clear faults for both channels.

TPS536C7B1 supports a full set of PMBus status registers and the SMB_ALERT# notification protocol. Any condition which causes a status bit to assert, also causes TPS536C7B1 to assert the SMB_ALERT# signal (unless that bit is masked via [SMBALERT_MASK\)](#page-93-0). Use the alert response address (ARA) protocol to determine the address of the device experiencing a fault condition in multi-slave systems. The SMB_ALERT# protocol is optional, and the system designer may choose to implement fault management through other means. Figure 7-28 shows a flow diagram of using the ARA protocol.

Figure 7-28. Flow diagram of SMB_ALERT# response protocol

7.7.2 Fault type and response definitions

Paged fault conditions apply only to a single channel and are duplicated for channel A and channel B. Paged fault conditions only cause one channel to shut down when triggered. For latch-off faults, the enable for that channel must be toggled to re-enable power conversion. For example, if channel B experiences an overvoltage fault, only channel B stops power conversion, and channel B must be commanded to disable power conversion, and re-enable power conversion to continue normal operation.

Shared fault conditions apply to channels A and B simultaneously. Shared fault conditions cause both channels A and B to shut down when triggered.

Warning conditions do not cause any interruption to power conversion. They are meant to inform the system host of changing conditions so that it can react prior to a fault being triggered. Warnings do conditions set associated PMBus status bits and trigger the SMB_ALERT# signal when not masked.

Fault conditions set to the *ignore response* are treated as warnings. Faults set to the ignore response do not cause any interruption of power conversion but do still cause status bits and SMB_ALERT# to trigger.

Fault conditions set to the *latch-off response* cause power conversion to stop immediately. The channel must be commanded to stop power conversion then restart to continue operation. Start-up from a latch-off fault is identical to a normal power-up and the configured [TON_DELAY](#page-106-0) is still observed. The RSTOSD option in [MISC_OPTIONS](#page-123-0) controls whether the boot voltage returns to its last programmed value, or boots to its VBOOT value.

Fault conditions set to the *hysteretic response* cause power conversion to stop immediately. When the fault condition no longer exists, the TPS536C7B1 attempts to restart immediately. The configured [TON_DELAY](#page-106-0) is still observed.

Fault conditions set to the *hiccup response* cause power condition to stop immediately. After a hiccup wait time, 25 ms by default, TPS536C7B1 attempts to re-enable power conversion. The configured TON DELAY is still observed. If the fault condition has disappeared, the start-up attempt succeeds and power conversion continues. Otherwise, the process repeats indefinitely. The RSTOSD option in [MISC_OPTIONS](#page-123-0) controls whether the boot voltage returns to its last programmed value, or boots to its VBOOT value.

The [TOFF_DELAY](#page-107-0) is not respected during any fault shutdown response.

7.7.3 Fault behavior summary

Table 7-8. Fault detection and behavior

(1) Any fault response which causes a shutdown event de-asserts VR_RDY. All faults have associated PMBus status bits and SMB_ALERT# response (unless masked by SMBALERT_MASK commands)

(2) Fault condition must have disappeared, otherwise fault re-triggers immediately

(3) IOUT_OC_FAULT_LIMIT[PAGE=x][PHASE=FFh] sets the per-page OC fault threshold, IOUT_OC_FAULT_LIMIT[PAGE=x] [PHASE=Other] sets the per-phase OCL threshold

Table 7-9. Fault detection and behavior (continued)

(1) Any fault response which causes a shutdown event de-asserts VR_RDY. All faults have associated PMBus status bits and SMB_ALERT# response (unless masked by SMBALERT_MASK commands)

(2) Fault condition must have disappeared, otherwise fault re-triggers immediately

7.7.4 Detailed fault descriptions

7.7.4.1 Overvoltage fault (OVF) and warning (OVW)

TPS536C7B1 supports several forms of overvoltage protection. Figure 7-29 describes the overvoltage protection scheme in more detail.

- **Pre-Bias OVF** protects the converter while initialization runs. This protection is active t_{INIT-PBOV}, 350 μs maximum after the VCC pin voltage is established, until initialization is complete. The threshold is hard-coded to 3.7 V. In response to this condition, all PWM pins (regardless of channel assignment) pull low, regardless of the overvoltage response setting. This fault cannot be cleared without a power cycle of the VCC pin. The fixed overvoltage protection becomes active after $t_{\text{INIT-LOGIC}}$, up to 20 ms after the VCC pin voltage is established. This fault detection cannot be disabled.
- **Fixed OVF** is a programmable limit based on the VSP pin voltage, above which it is not safe to operate the load device. Program the threshold through [MFR_PROTECTION_CONFIG](#page-117-0). This fault detection is active regardless of power conversion. If triggered while power conversion is disabled, this fault is treated as potentially catastrophic, and cannot be cleared without a power cycle of the VCC pin.
- **Tracking OVF** is a fault limit, programmable as an offset from the current [VOUT_COMMAND](#page-94-0) value. Program this threshold through [VOUT_OV_FAULT_LIMIT.](#page-98-0) When the VSP-VSN pin differential voltage exceeds this limit during power conversion, the tracking overvoltage fault condition is detected. This fault detection is disabled whenever power conversion is disabled.
- **Tracking OVW** is a warning limit, programmable as an offset from the current [VOUT_COMMAND](#page-94-0) value. Program this threshold through [VOUT_OV_WARN_LIMIT.](#page-99-0) When the VSP-VSN pin differential voltage exceeds this limit during power conversion, the tracking overvoltage warning condition is detected. This is a warning condition only, and does not cause any interruption to power conversion. The overvoltage warning provides early feedback to they system host allowing it to make adjustments prior a fault triggering.

In response to the overvoltage warning condition, TPS536C7B1 sets the appropriate status bits in STATUS WORD and [STATUS_VOUT](#page-109-0) and asserts the SMB_ALERT# line if these bits are not masked.

In response to the overvoltage fault condition TPS536C7B1 responds according to the programmed VOUT OV FAULT RESPONSE. When not set to the ignore response, this causes the PWM pins of the rail which experienced a fault to pull low immediately. Additionally, TPS536C7B1 sets the appropriate status bits in [STATUS_WORD](#page-108-0) and [STATUS_VOUT](#page-109-0) and asserts the SMB_ALERT# line if these bits are not masked.

Figure 7-29. Overvoltage Protection

Program the tracking overvoltage fault threshold through the [VOUT_OV_FAULT_LIMIT](#page-98-0) command as an absolute voltage. When a new VOUT OV FAULT LIMIT command is received the device calculates the tracking overvoltage offset value internally according to [Equation 27](#page-68-0). The threshold voltages get scaled with the use of an external voltage sensing divider and [VOUT_SCALE_LOOP.](#page-96-0) TPS536C7B1 supports tracking overvoltage fault offsets from +32 mV to +448 mV in 32 mV steps.

Program the tracking overvoltage warning through the [VOUT_OV_WARN_LIMIT](#page-99-0) command as an absolute voltage. Similarly, when a new VOUT OV WARN LIMIT command is received, the device calculates the tracking overvoltage warning offset according to Equation 28. The threshold voltages get scaled with the use of an external voltage sensing divider and [VOUT_SCALE_LOOP.](#page-96-0) TPS536C7B1 supports tracking overvoltage warning offsets from +24 mV to +448 mV in 8 mV steps.

Program the fixed overvoltage fault threshold through [MFR_PROTECTION_CONFIG](#page-117-0). TPS536C7B1 supports values from 0.6 V to 3.7 V, in 100 mV steps.

$$
V_{OFS(OVF\ TRK)} = \frac{VOUT_OV_FAULT_LIMIT - VOUT_COMMAND}{VOUT_SCALE_LOOP}
$$
\n(36)

$$
V_{\text{OFS}(\text{OVW TRK})} = \frac{\text{VOUT_OV_WARN_LIMIT} - \text{VOUT_COMMAND}}{\text{VOUT_SCALE_LOOP}} \tag{37}
$$

The over-voltage warning and fault trip thresholds include the load-line setting as shown in Equation 29 and Equation 30.

$$
V_{\text{OVW}(\text{trip})} = \text{VOUT_COMMAND} + V_{\text{OFS}(\text{OVW TRK})} - \text{VOUT_DROOP} \times I_{\text{OUT}} \tag{38}
$$

$$
V_{\text{OVF}}(\text{trip}) = \text{Min}(V_{\text{OVFIX}} \text{ , } \text{VOUT_COMMAND} + V_{\text{OFS}(\text{OVF TRK})} - \text{VOUT_DROOP} \times I_{\text{OUT}}) \tag{39}
$$

Updates to [VOUT_COMMAND](#page-94-0) do not cause these the overvoltage offsets to be recalculated. After the output voltage target has been changed, TPS536C7B1 reports the fault and warning thresholds by adding the previously select offset value to the current [VOUT_COMMAND.](#page-94-0)

Example: Programming the OVF and OVW offsets

Assume the current [VOUT_COMMAND](#page-94-0) is 1.000 V, the [VOUT_DROOP](#page-96-0) setting is equal to 0.5 mΩ, and the load current is equal to 100 A.

- Program the [VOUT_OV_WARN_LIMIT](#page-99-0) to 1.128 V (1.0 V + 128 mV), to select the +128 mV tracking overvoltage warning offset. The [VOUT_DROOP](#page-96-0) is assumed to be zero for calculation purposes. However, the over-voltage warning trip threshold does account for the load-line setting and is equal to 1.128 V - 0.5 m Ω \times $I_{\bigcirc II \cdot T}$.
- Program the [VOUT_OV_FAULT_LIMIT](#page-98-0) to 1.256 V (1.0 V + 256 mV), to select the +256 mV tracking overvoltage fault offset. The [VOUT_DROOP](#page-96-0) is assumed to be zero for calculation purposes. However, the over-voltage fault trip threshold does account for the load-line setting and is equal to 1.256 V - 0.5 m $\Omega \times I_{\text{OUT}}$.

If the [VOUT_COMMAND](#page-94-0) value is changed to is 1.100 V, the TPS536C7B1 reports [VOUT_OV_WARN_LIMIT](#page-99-0) as 1.228 V (1.1 V + 128 mV), and [VOUT_OV_FAULT_LIMIT](#page-98-0) as 1.356 V (1.1 V + 256 mV). The offset values are not changed.

7.7.4.2 Undervoltage fault (UVF) and warning (UVW)

Two undervoltage threshold limits are provided:

- **Tracking UVF** is a fault limit, programmable as an offset from the current [VOUT_COMMAND](#page-94-0) value. Program this threshold through [VOUT_UV_FAULT_LIMIT](#page-99-0). When the VSP-VSN pin differential voltage falls below this limit during power conversion, the tracking undervoltage fault condition is detected. This fault detection is disabled whenever power conversion is disabled.
- **Tracking UVW** is a warning limit, programmable as an offset from the current [VOUT_COMMAND](#page-94-0) value. Program this threshold through [VOUT_UV_WARN_LIMIT](#page-99-0). When the VSP-VSN pin differential voltage exceeds this limit during power conversion, the tracking undervoltage warning condition is detected. This is a warning condition only, and does not cause any interruption to power conversion. The undervoltage warning provides early feedback to they system host allowing it to make adjustments prior a fault triggering.

In response to the undervoltage warning condition, TPS536C7B1 sets the appropriate status bits in STATUS WORD and STATUS VOUT and asserts the SMB ALERT# line if these bits are not masked.

In response to the undervoltage fault condition TPS536C7B1 responds according to the programmed VOUT UV FAULT RESPONSE. When not set to the ignore response, this causes the PWM pins of the rail which experienced a fault to tristate immediately. TPS536C7B1 then sets the appropriate status bits in STATUS WORD and STATUS VOUT and asserts the SMB ALERT# line if these bits are not masked.

Program the tracking undervoltage fault threshold through the VOUT UV FAULT LIMIT command as an absolute voltage. When a new VOUT UV FAULT LIMIT command is received, the device calculates the tracking undervoltage offset value internally according to Equation 38. Threshold voltages get scaled with the use of an external voltage sensing divider, and VOUT SCALE LOOP. TPS536C7B1 supports tracking undervoltage fault offsets from -32 mV to -448 mV in 32 mV steps.

Program the tracking undervoltage warning through the VOUT UV WARN LIMIT command as an absolute voltage. When a new VOUT UV WARN LIMIT command is received, the device calculates the tracking undervoltage warning offset according to Equation 39. Threshold voltages get scaled with the use of an external voltage sensing divider, and VOUT SCALE LOOP. TPS536C7B1 supports tracking undervoltage warning offsets from -24 mV to -448 mV in 8 mV steps.

$$
V_{\text{OFS(UVW TRK)}} = \frac{\text{VOUT_COMMAND} - \text{VOUT_UV_WARN_LIMIT}}{\text{VOUT_SCALE_LOOP}}\tag{40}
$$

$$
V_{\text{OFS(UVF TRK)}} = \frac{\text{VOUT_COMMAND} - \text{VOUT_UV_FAULT_LIMIT}}{\text{VOUT_SCALE_LOOP}}\tag{41}
$$

The undervoltage warning and fault trip thresholds include the load-line setting as shown in Equation 33 and Equation 34.

$$
V_{UVW(trip)} = VOUT_COMMAND - V_{OFS(UVWTRK)} - VOUT_DROOP \times I_{OUT}
$$
\n(42)

$$
V_{\text{UVF}(\text{trip})} = \text{VOUT_COMMAND} - V_{\text{OFS}(\text{UVF TRK})} - \text{VOUT_DROOP} \times I_{\text{OUT}} \tag{43}
$$

Example: Programming the UVF and UVW thresholds

Assume the current [VOUT_COMMAND](#page-94-0) is 1.000 V, the [VOUT_DROOP](#page-96-0) setting is equal to 0.5 m Ω , and the load current is equal to 100 A.

- Program the [VOUT_UV_WARN_LIMIT](#page-99-0) to 0.872 V (1.0 V 128 mV), to select the -128 mV tracking undervoltage warning offset. The [VOUT_DROOP](#page-96-0) is assumed to be zero for calculation purposes. However, the undervoltage warning trip threshold does account for the load-line setting and is equal to 0.872 V - 0.5 $m\Omega \times I_{\text{OUT}}$.
- Program the [VOUT_UV_FAULT_LIMIT](#page-99-0) to 0.744 V (1.0 V 256 mV), to select the -256 mV tracking undervoltage fault offset. The [VOUT_DROOP](#page-96-0) is assumed to be zero for calculation purposes. However,

the undervoltage fault trip threshold does account for the load-line setting and is equal to 0.744 V - 0.5 m Ω × I_{OUT} .

If the [VOUT_COMMAND](#page-94-0) value is changed to is 1.100 V, the TPS536C7B1 reports [VOUT_UV_WARN_LIMIT](#page-99-0) as 0.972 V (1.1 V - 128 mV), and [VOUT_UV_FAULT_LIMIT](#page-99-0) as 0.844 V (1.1 V - 256 mV). The offset values are not changed.

7.7.4.3 Maximum turn-on time exceeded (TON_MAX)

The [TON_MAX_FAULT_LIMIT](#page-106-0) command sets a maximum allowable time during which the output voltage must reach the regulation window during turn-on. The TON MAX time is defined as the time between the first switching pulses, and the sensed output voltage exceeding the the minimum allowed regulation point, defined as V_{TONMAX}, in Equation 35. Program the [TON_MAX_FAULT_LIMIT](#page-106-0) greater than the [TON_RISE](#page-106-0).

$$
V_{\text{TONMAX}} = \text{VOUT_UV_FAULT_LIMIT} - (\text{VOUT_DROOP} \times \text{IOUT_OC_FAULT_LIMIT}) \tag{44}
$$

Figure 7-30 illustrates the TON MAX fault. TPS536C7B1 enables its undervoltage fault protection at the first PWM pulses, during the output voltage rise time. Consequently, whenever the [VOUT_UV_FAULT_RESPONSE](#page-100-0) is not set to the ignore response, it triggers first and disables power conversion prior to the TON_MAX time.

Figure 7-30. TON_MAX fault

In response to the TON MAX fault condition, TPS536C7B1 responds according to the programmed TON MAX FAULT RESPONSE. When not set to the ignore response, this causes the PWM pins of the rail which experienced the fault to tristate immediately. The TPS536C7B1 then sets the appropriate status bits in STATUS WORD and STATUS VOUT and asserts the SMB ALERT# line if these bits are not masked.

7.7.4.4 Output commanded out-of-bounds (VOUT_MIN_MAX)

The [VOUT_MIN](#page-96-0) and [VOUT_MAX](#page-94-0) commands set the minimum and maximum allowed output voltage targets. TPS536C7B1 does not ramp the output voltage target for either channel outside these limits for any reason. This includes being commanded to do so by [VOUT_COMMAND,](#page-94-0) [VOUT_MARGIN_HIGH,](#page-95-0) [VOUT_MARGIN_LOW](#page-95-0) or [VOUT_TRIM](#page-94-0).

Whenever the output voltage target is commanded outside the limits set by [VOUT_MIN](#page-96-0) and [VOUT_MAX,](#page-94-0) TPS536C7B1 detects the VOUT_MIN_MAX warning condition. In response, TPS536C7B1 begins ramping the output voltage target of that channel to the new target, and "clamps" to the [VOUT_MIN](#page-96-0) or [VOUT_MAX](#page-94-0) value. An example is shown in [Figure 7-31.](#page-71-0)

Figure 7-31. VOUT_MIN_MAX example

7.7.4.5 Overcurrent fault (OCF), warning (OCW), and per-phase overcurrent limit (OCL)

TPS536C7B1 provides three layers of overcurrent protection:

- **Overcurrent fault (OCF)** is a programmable threshold which sets the maximum allowed *total current* (sum of all phases) for a channel. Detection is based on output current telemetry. When the sensed output current for a channel exceeds this limit, the output overcurrent fault is detected. Program this threshold using the [IOUT_OC_FAULT_LIMIT](#page-100-0) command with the [PHASE](#page-89-0) set to FFh. TPS536C7B1 supports values of 0 to 1023 A per channel.
- **Per-phase overcurrent limit (OCL)** is a programmable cycle-by-cycle *valley current* limit for each individual phase current, to protect against inductor saturation. TPS536C7B1 does not pass PWM pulses to phases when their current is above the configured OCL threshold. Other than cycle-by-cycle current limit, no action is taken when the per-phase OCL is engaged. Typically, in the case of a severe overload event, power conversion is disabled when the output voltage reaches the [VOUT_UV_FAULT_LIMIT](#page-99-0). This is illustrated in Figure 7-32. Program the OCL threshold using the [IOUT_OC_FAULT_LIMIT](#page-100-0) command with the [PHASE](#page-89-0) set to 00h. TPS536C7B1 supports values of 17 A to 130 A per phase.
- **Overcurrent warning (OCW)** is a programmable warning threshold based on the *total current* (sum of all phases) for a channel. Detection is based on output current telemetry. When the sensed output current for a channel exceeds this limit, the output overcurrent warning is detected. Program this threshold using the [IOUT_OC_WARN_LIMIT](#page-101-0). TPS536C7B1 supports values of 0 to 1023 A per channel.

Figure 7-32. Per-phase OCL (2 phase example)

Typically, set the per-phase OCL threshold greater than total peak design current I_{PK-CHANNEL} to allow margin for transient events, as shown in Equation 36. TI recommends 30-50% design margin. Then peak current allowed in any individual phase is given by [Equation 37.](#page-73-0) Select output inductor components such that current saturation levels are above this limit, including margin for threshold and current sensing accuracy.

$$
I_{\text{OCL}(min)} = K_{\text{MARGIN}} \times \frac{I_{\text{OUT}(peak)}}{N_{\Phi}} - \frac{1}{2} \Delta I_{\text{RIPPLE}}
$$
(45)

where

- \cdot $I_{\text{OCL(min)}}$ is the per-phase overcurrent limit in amperes
- $I_{\text{OUT(PEAK)}}$ is the peak design current in amperes
- N_{ϕ} is the number of phases assigned to the channel
• K_{MAPCHM} is a factor of safety for design margin
- K_{MARGIN} is a factor of safety for design margin

 $I_{PEAK(phase)} = I_{OCL} + \Delta I_{RIPPLE}$ (46)

where

- $I_{PEAK(bhase)}$ is the peak current observed in any individual phase
- I_{OCI} is the per-phase overcurrent limit in amperes
- ΔI_{RIPPIF} is the peak-to-peak inductor current ripple

In response to the overcurrent warning condition, TPS536C7B1 sets the appropriate status bits in STATUS WORD and STATUS IOUT and asserts the SMB ALERT# line if these bits are not masked.

In response to the overcurrent fault condition, TPS536C7B1 responds according to the programmed IOUT OC FAULT RESPONSE. When not set to the ignore response, this causes the PWM pins of the rail which experienced a fault to tristate immediately. TPS536C7B1 then sets the appropriate status bits in STATUS WORD and STATUS IOUT and asserts the SMB ALERT# line if these bits are not masked.

7.7.4.6 Current share warning (ISHARE)

The TPS536C7B1 telemetry system continually monitors the average current in each phase, and compares it to the average current of all phases assigned the channel. For each phase, whenever the condition described by Equation 38 is satisfied, the current share warning condition is detected. Configure the current share warning threshold through the [MFR_PROTECTION_CONFIG](#page-117-0) command.

$$
\left(\frac{I_{SUM}}{N_{\Phi}} - I_{PHASE}\right) \le -I_{SHAREW} \quad \text{or} \quad \left(I_{PHASE} - \frac{I_{SUM}}{N_{\Phi}}\right) \ge + I_{SHAREW} \tag{47}
$$

where

- I_{PHASE} is the current in each individual phase of a channel
- I_{SUM} is the total current in that channel
- $N_φ$ is the total number of phases assigned to that channel
- I_{SHARFW} is the programmed ISHARE warning in amperes

In response to the current share warning condition, TPS536C7B1 sets the appropriate status bits in [STATUS_WORD](#page-108-0) and [STATUS_IOUT](#page-109-0) and asserts the SMB_ALERT# line if these bits are not masked.

7.7.4.7 Overtemperature fault protection (OTF) and warning (OTW)

TI smart power stages sense their internal die temperature and output temperature information as a voltage signal through their TAO pins. The temperature sense output of the powerstage device includes an OR'ing function such that the voltage signal present at the TSEN pin of the TPS536C7B1 represents that of the hottest powerstage in the channel. The TPS536C7B1 digitizes its TSEN pins to provide temperature telemetry.

- **Overtemperature fault (OTF)** is a programmable threshold which sets the maximum allowed temperature of the powerstage devices attached to a channel. Detection is based on output temperature telemetry. When the sensed temperature for a channel exceeds this limit, the overtemperature fault condition is detected. Program this threshold using the [OT_FAULT_LIMIT](#page-102-0) command. TPS536C7B1 supports values of 90 to 160 °C.
- **Overtemperature warning (OTW)** is a programmable threshold which sets a warning based on the temperature sense telemetry for a channel. Detection is based on temperature sense telemetry. When the sensed temperature for a channel exceeds this limit, the overtemperature warning is detected. Program this threshold using the [OT_WARN_LIMIT.](#page-102-0) TPS536C7B1 supports values of 90 to 160 °C.

In response to the overtemperature warning condition, TPS536C7B1 sets the appropriate status bits in [STATUS_WORD](#page-108-0) and [STATUS_TEMPERATURE](#page-110-0) and asserts the SMB_ALERT# line if these bits are not masked.

In response to the overtemperature fault condition, TPS536C7B1 responds according to the programmed OT FAULT RESPONSE. When not set to the ignore response, this causes the PWM pins of the rail which experienced a fault to tristate immediately. TPS536C7B1 then sets the appropriate status bits in [STATUS_WORD](#page-108-0) and [STATUS_TEMPERATURE](#page-110-0) and asserts the SMB_ALERT# line if these bits are not masked.

7.7.4.8 Powerstage fault (TAO_HIGH) and powerstage not ready (TAO_LOW)

In addition to temperature sense information, the TPS536C7B1 and TI smart power stage devices use the TAO lines to communicate fault information:

- **Powerstage fault (TAO_HIGH)** is a fault condition detected when any of the connected powerstage devices pulls its TAO line high (> 2.5 V). This occurs for any fault conditions detected inside the smart powerstage itself. Refer to the individual powerstage datasheets for a complete list of conditions which cause the powerstage fault. Program the controller response to a powerstage fault with [MFR_PROTECTION_CONFIG.](#page-117-0)
- **Powerstage not ready (TAO_LOW)** is a fault condition detected when the TAO line is low (160 mV falling, 245 mV rising) for any reason. At power-on, the TI smart power stages hold their TSEN/TAO lines low, until their internal logic is valid, and their state is known (TAO_LOW condition). Once each device is in a valid state, it's pull-down of the shared TSEN/TAO line is released, and the TAO/TSEN lines are driven by the power-stage devices, based on temperature sense telemetry. The start-up of TPS536C7B1 is blocked while the TAO_LOW condition exists, such that the controller does not attempt to begin conversion, until the TAO/TSEN line is released by all power stages. During the initial power-on, no status bit or alerts are set if the controller is commanded to enable with one of its TSEN/TAO pins low. This is done to accomodate power sequences which have the power stage 5V rail being enabled after the controller 3.3V. The TAO_LOW fault is a hysteretic-type response. When the TSEN/TAO pin is released, if the VR enable condition is still active, power conversion starts immediately.

In response to the powerstage fault, the TPS536C7B1 responds according to the configured fault response in [MFR_PROTECTION_CONFIG](#page-117-0). When not set to the ignore response, this causes the PWM pins for that channel to tristate immediately. TPS536C7B1 then sets the appropriate status bits in STATUS WORD and [STATUS_MFR_SPECIFIC](#page-110-0) and asserts the SMB_ALERT# line if these bits are not masked.

In response to the TAO_LOW condition, TPS536C7B1 tristates the PWM pins for that channel. TPS536C7B1 then sets the appropriate status bits in STATUS WORD and STATUS MFR SPECIFIC and asserts the SMB ALERT# line if these bits are not masked. TAO LOW is a hysteretic fault and cannot be configured otherwise.

7.7.4.9 Input overvoltage fault (VIN_OVF) and warning (VIN_OVW)

TPS536C7B1 supports two layers of input overvoltage protection:

- **Input overvoltage fault (VIN OVF)** is a programmable threshold which sets the maximum allowed input voltage, above which it is not safe to convert power. Detection is based on input voltage telemetry. When the sensed input voltage exceeds this limit, the input overvoltage fault condition is detected. Program this threshold using the [VIN_OV_FAULT_LIMIT](#page-103-0) command. TPS536C7B1 supports values of 0 to 19 V.
- **Input overvoltage warning (VIN_OVW)** is a programmable threshold which sets a warning based on the input voltage sense telemetry. Detection is based on input voltage sense telemetry. When the sensed input voltage for a channel exceeds this limit, the input overvoltage warning is detected. Program this threshold using the [VIN_OV_WARN_LIMIT](#page-103-0) command. TPS536C7B1 supports values of 0 to 19 V.

In response to the input overvoltage fault, the TPS536C7B1 responds according to the configured fault response in VIN OV FAULT RESPONSE. When not set to the ignore response, this causes the PWM pins for both channels to tristate immediately. TPS536C7B1 then sets the appropriate status bits in STATUS WORD and [STATUS_INPUT](#page-109-0) and asserts the SMB_ALERT# line if these bits are not masked.

7.7.4.10 Input undervoltage fault (VIN_UVF), warning (VIN_UVW) and turn-on voltage (VIN_ON)

Three programmable parameters control the TPS536C7B1 input undervoltage protection. More detail is shown in [Figure 7-33](#page-75-0).

Turn-on voltage (VIN ON) is the input voltage at which TPS536C7B1 allows power conversion to be enabled. Program this threshold through the VIN ON command. The input undervoltage fault and warning are masked until the turn-on voltage is exceeded the first time during power-up. TPS536C7B1 does not act on commands to enable power conversion while the input voltage is below this limit. No action is taken when the input voltage falls below this threshold during power conversion. Detection is based on input voltage telemetry. TPS536C7B1 supports values from 4.25 V to 11.5 V.

- **Input undervoltage fault (VIN_UVF)** is the input voltage at which power conversion stops. Program this threshold through the VIN UV_FAULT_LIMIT command. This command is also forced equal to the turn-off voltage (VIN OFF). Detection is based on input voltage telemetry. When the sensed input voltage falls below this limit, the input undervoltage fault condition is detected. This fault is masked until the sensed input voltage exceeds the turn-on voltage VIN ON for the first time. TPS536C7B1 supports values from 4.00 V to 11.25 V.
- **Input undervoltage warning (VIN_UVW)** is a programmable threshold which sets a warning based on the input voltage sense telemetry for a channel. Detection is based on input voltage sense telemetry. When the sensed input voltage below this limit, the input undervoltage warning is detected. Program this threshold using the [VIN_UV_WARN_LIMIT](#page-104-0). TPS536C7B1 supports values of 4.0 V to 11.25 V.

The input undervoltage fault is triggered when the sensed input voltage falls below the [VIN_UV_FAULT_LIMIT](#page-104-0) threshold, and considered to be cleared when the sensed input voltage exceeds the [VIN_ON](#page-97-0) limit. The input undervoltage fault is enabled only when either of the channels is enabled. Toggling the enable for both channels at the same time with the input voltage above the [VIN_UV_FAULT_LIMIT](#page-104-0) threshold clears the fault, and enables power conversion to begin automatically after the input voltage exceeds the VIN ON limit. In the case where the enable for each channel is independent, commanding one channel to enable conversion does not clear the input undervoltage condition and power conversion may not start automatically when the input voltage exceeds the [VIN_ON](#page-97-0) thresholds. TI recommends to enable power conversion only after the input voltage exceeds the VIN ON as shown in Figure 7-33.

Figure 7-33. Input undervoltage protection (VR_EN active high control)

7.7.4.11 Input overcurrent fault (IIN_OCF) and warning (IIN_OCW)

- **Input overcurrent fault (IIN_OCF)** is a programmable threshold which sets the maximum allowed input current for the converter. Detection is based on input current telemetry. When the sensed input current exceeds this limit, the input overcurrent fault condition is detected. Program this threshold using the [IIN_OC_FAULT_LIMIT](#page-105-0) command. TPS536C7B1 supports values of 4 to 128A.
- **Input overcurrent warning (IIN_OCW)** is a programmable threshold which sets a warning threshold for the input current for the converter. Detection is based on input current telemetry. When the sensed input current exceeds this limit, the input overcurrent warning condition is detected. Program this threshold using the IIN OC WARN LIMIT command. TPS536C7B1 supports values of 4 to 128A.

In response to the input overcurrent fault, the TPS536C7B1 responds according to the configured fault response in [IIN_OC_FAULT_RESPONSE.](#page-105-0) When not set to the ignore response, this causes the PWM pins for both channels to tristate immediately. TPS536C7B1 then sets the appropriate status bits in STATUS WORD and [STATUS_INPUT](#page-109-0) and asserts the SMB_ALERT# line if these bits are not masked.

7.7.4.12 Input overpower warning (PIN_OPW)

The PIN OP WARN LIMIT command sets an input overpower warning limit for the converter. Detection is based on the input power telemetry, which is derived by multiplying the input voltage and input current

measurement values. When the input current telemetry measurements exceeds this limit, TPS536C7B1 detects the input overpower warning condition. TPS536C7B1 supports values from 8 to 2044 W.

The input overpower warning does not interrupt power conversion. In response, TPS536C7B1 sets the appropriate status bits in STATUS WORD and [STATUS_INPUT](#page-109-0) and asserts the SMB_ALERT# line if these bits are not masked.

7.7.4.13 PMBus command, memory and logic errors (CML)

The STATUS CML command provides information about communication errors which have occurred. Communication errors are warnings and do not cause any interruption to power conversion.

- **Invalid command (IVC)** occurs when the host attempts to access TPS536C7B1 at a command which it does not support.
- **Invalid data (IVD)** occurs when the host sends data to a supported command which is out of range or unsupported.
- **Packet error check (PEC) error** occurs when TPS536C7B1 receives a transaction with an invalid or incorrect PEC byte.
- **Communication error (COMM)** occurs when the SMBus timeout condition is detected.
- Other (CML OTHER) can occur due to multiple conditions (may not be an exhaustive list):
	- Wrong transaction prototype e.g. accessing a read word command as a read block
	- Block command send with the incorrect number of bytes, or block count was not acknowledged
	- Bus arbitration was lost
	- Transaction aborted

7.8 Device Functional Modes

Power-on Reset (POR)

When the VCC in voltage is below approximately 2.5 V, the TPS536C7B1 enters power-on reset, and all internal blocks return to their unpowered state. Raise the VCC voltage above the input UVLO threshold to exit the POR state. Exiting POR requires up to 20 ms before power conversion can be enabled, during which the device re-loads all NVM values and performs pinstrap detection.

Disabled state

The [ON_OFF_CONFIG](#page-89-0) PMBus command specifies the combination of VR_EN pins and [OPERATION](#page-88-0) command input required to start power conversion. When the specified combination is not met (e.g. VR_EN is low, for VR_EN only, active high configuration), power conversion is disabled. The PWM pins assigned to the channel remain at tri-state, and the VR_RDY pin for the channel is pulled low. Once the enable conditions are met (e.g. VR_EN pulled high for VR_EN only, active high configuration), the controller begins power conversion, after a period of approximately 750 μs plus any added turn-on delay. The TPS536C7B1 device returns to the disabled state after being disabled by the same means.

Turn-on and turn-off delay

The TON DELAY and TOFF DELAY commands allow the user to add additional turn-on or turn-off delay between the time that enable/disable conditions are satisfied, and the TPS536C7B1 begins ramping the output voltage. To ensure consistent behavior, TI recommends not to interrupt the turn-on or turn-off delays with additional enable/disable requests.

Soft-start and soft-off shutdown

The soft-start period begins when the first PWM pulses are fired after a channel is enabled, and ends when the internal loop DAC reaches the boot voltage. During this time, the controller is raising the output voltage at a slew rate derived from to track the loop DAC, and tracking over/undervoltage protections are active.

TPS536C7B1 may be configured to actively ramp the output voltage down to zero after being disabled through the [ON_OFF_CONFIG](#page-89-0) command. During this time, the controller ramps down the loop DAC to zero at the slew

rate derived from [TOFF_FALL.](#page-107-0) This behavior is optional, and the default configuration is to have the channel enter directly into the disabled state (immediate off).

Normal operation

The TPS536C7B1 is in the normal state when converting power. During this time, the device responds to new output voltage target (DVID) commands through PMBus as configured through the [OPERATION](#page-88-0) command.

Power conversion continues in Auto-DCM, FCCM dynamic phase shedding, or all phases FCCM, as configured through the PMBus interface.

Fault shutdown (Latch-off)

Any time a fault which is configured with the latch-off response is triggered, the device stops power conversion on the affected channel (or both if caused by a shared fault). The PWM pins remain at tri-state for all faults, excepting over-voltage faults which cause the PWM pins to remain low. The VR RDY pin remains low as long as the converter is disabled. It remains in this state until commanded to re-enable as specified in [ON_OFF_CONFIG.](#page-89-0)

Fault shutdown (Hiccup)

Any time a fault which is configured with the hiccup response is triggered, the device stops power conversion on the affected channel (or both if caused by a shared fault). The PWM pins remain at tri-state for all faults, excepting over-voltage faults which cause the PWM pins to remain low. It remains in this state until a timer expires, then attempt to re-enable itself, while respecting the configured [TON_DELAY](#page-106-0) and [TOFF_DELAY](#page-107-0) times. The VR_RDY pin remains low as long as the converter is disabled, and re-asserts after a successful start-up attempt.

POR Fault shutdown

Some fault conditions are considered catastrophic and cause the TPS536C7B1 to refuse any further enable attempts. These include: memory errors, internal logic errors, invalid pinstrap, pre-bias overvoltage protection conditions. The only way to recover from a POR fault is to re-cycle the VCC pin voltage below the POR threshold.

7.9 Programming

7.9.1 PMBus overview

TPS536C7B1 is designed to be compatible with the timing and physical layer electrical characteristics of the Power Management Bus (PMBus) Specification, part I, revision 1.3.1 available at [http://pmbus.org.](http://pmbus.org) The 100-kHz, 400-kHz, and 1000-kHz classes are supported. Input logic levels are designed to be compaitible with 1.8-V and 3.3-V logic. PMBus revision 1.3 is derived from the System Managmenet Bus (SMBus) revision 3.0, available at <http://smbus.org/>. The communication mechanism is based on the inter-integrated circuit I²C protocol.

A master with clock stretching support is mandatory for communication with TPS536C7B1 through the PMBus interface. TPS536C7B1 does support the packet error check (PEC) protocol. If the system host supplies clock pulses for the PEC byte, PEC is used. If the CLK pulses are not present before a STOP, the PEC is not used. TPS536C7B1 can be configured to require PEC for each transaction in systems which require high reliability of communication.

TPS536C7B1 supports the SMB_ALERT# response protocol. The SMB_ALERT# response protocol is a mechanism by which a slave device can alert the master device that it is available for communication. The master device processes this event and simultaneously accesses all slave devices on the bus (that support the protocol) through the alert response address (ARA). Only the slave device that caused the alert acknowledges this request. The host device performs a modified receive byte operation to ascertain the slave devices address. At this point, the master device can use the PMBus status commands to query the slave device that caused the alert. By default, these devices implement the auto alert response, a manufacturer specific improvement to the SMB ALERT# response protocol, intended to mitigate the issue of bus hogging. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

7.9.2 PMBus transaction types

Support for the following SMBus transaction types is mandatory. The use of PEC is optional. Refer to the SMBus specification and *Technical Reference Manual* for more detailed transaction diagrams.

SMBus Write Block and Read Block transaction types contain a repeated start condition, which may not be compatible with all I2C master device IP.

- Write Byte / Read Byte
- Write Word / Read Word
- Write Block / Read Block
- Send Byte / Receive Byte
- Block-Write-Block-Read Process Call (for SMBALERT_MASK commands)

7.9.3 PMBus data formats

TPS536C7B1 supports 3 data formats according to the PMBus specification. The data format for each command is listed along with its address and supported values.

- **ULINEAR16 format** uses a 16-bit unsigned integer. The default LSB size is 2-10 = 0.97656 mV
- **SLINEAR16 format** uses a 16-bit number representing a decimal. This number has two fields: the 5 MSB bits form an two's complement *exponent*, referred to as N, and the 11 LSB bits form a two's complement *mantissa*, referred to as M. The decimal number is represented as $D = M \times 2^N$
- **Unsigned binary format** uses direct bit maps with each command being subdivided into multiple fields that can have different meaning. Refer to the register maps in the *Technical Reference Manual* for these commands.

TPS536C7B1 accepts writes to SLINEAR11 format commands with any desired exponent value. TI recommends using the default exponent listed for each command for writes to ensure consistent NVM store and restore behavior.

Telemetry commands in the SLINEAR11 format return data with variable exponent values according to the absolute value of the retured value. As a rule TPS536C7B1 returns data in the SLINEAR11 format with the smallest possible exponent, to provide the highest possible command resolution. As a result the host must be able to support decoding of the SLINEAR11 format with any exponent value.

7.9.3.1 Example PMBus number format conversions

Example: Decode SLINEAR11 number E804h

E804h = 11101 00000000100b

Exponent = $11101b$. N = -3 (5-bit two's complement)

Mantissa = 00000000100 b. M = 4 (11-bit two's complement)

The decimal number $D = M \times 2^N = 4 \times 2^{-3} = 0.5$

Example: Encode 5.25 to SLINEAR11 with exponent -4

Exponent = $-4 = 11100b$ (5-bit two's complement) Mantissa = $5.25 / 2^N$ = $5.25 / 2^{-4}$ = 84d = 00001010100b (11-bit two's complement) SLINEAR11 representation = 11100 00001010100b = E054h

Example: Encode 1.00 V to ULINEAR16 with VOUT_MODE = 16h

VOUT_MODE = 16h (Linear Absolute). Exponent (PARAMETER) = 10110b = -10 (5-bit two's complement) 1.00 V = $1.00 / 2^{-10}$ = 1024d = 0400h

Example: Decode 03E6h in ULINEAR16 with VOUT_MODE = 16h

VOUT_MODE = 16h (Linear Absolute). Exponent (PARAMETER) = 10110b = -10 (5-bit two's complement) 2 -10 × 03D6h = 0.9746 V

7.9.3.2 Example system code for PMBus format conversion

Example code for handling the SLINEAR11 and ULINEAR16 formats at the system level is given below. Example code in a syntax similar to the C programming language is provided for reference only. Error checking code is not included. It is the responsibility of the system designer to verify and test all system code.

```
//Maps 5 bit linear exponent to LSB value (2^(twos complement of index))
const float LUT_linear_exponents[32] = {
   1.0,2.0,4.0,8.0,16.0,32.0,64.0,128.0,256.0,512.0,1024.0,2048.0,4096.0,8192.0,
   16384.0,32768.0,0.0000152587890625,0.000030517578125,0.00006103515625,
   0.0001220703125,0.000244140625,0.00048828125,0.0009765625,0.001953125,0.00390625,
   0.0078125,0.015625,0.03125,0.0625,0.125,0.25,0.5
};
```
Figure 7-34. Linear exponent to LSB converstion (look-up table approach)


```
unsigned int float_to_slinear11(float number, signed int exponent)
{
    16384.000162588.00015388.0000153887890625887890601588878062588780601035887806010358878000015688888
    float lsb;
0.0001220703125 0.000244140625 0.00048828125 0.0009765625 0.001953125 0.00390625
1/Decode the exponent and generate twos complement form
    if(exponent < 0) {
lsb = LUT_linear_exponents [(exponent+32)];
} else {
int mantissa
float slinear11_to_float unsigned int number
\text{lsb} = \text{LUT} linear exponents [exponent];
    }
    1/Decode mantissa based on exponent and generate twos complement form
   mantissa = (signed int)(number / lsb);
//If numbers are negative, de-sign-extend to 5/11 bit numbers
mantissa \&= 0 \times 07FF;
    \text{exponent } \epsilon = 0 \text{x1F};return (mantissa | (exponent << 11));
16384.0 32768.0 0.0000152587890625 0.000030517578125 0.00006103515625
if mantissa 0x03FF
}
    16384.0 32768.0 0.0000152587890625 0.000030517578125 0.00006103515625
    1.0 2.0 4.0 8.0 16.0 32.0 64.0 128.0 256.0 512.0 1024.0 2048.0 4096.0 8192.0
    unsigned int exponent
    int mantissa
    exponent number >> 11
 mantissa |= 0xFFFFF800
```
//Maps 5 bit linear exponent to LSB value (2^(twos complement of index))

Figure 7-35. Floating point to SLINEAR11 conversion **return ((float mantissa)*lsb**

```
float slinear11_to_float(unsigned int number)<br>{
float lsb;
     \text{exponent} = \text{number} \gg 11;
     ln h h c execution exponent 
{
     unsigned int exponent;
int mantissa;
     //Sign extend Mantissa to 32 bits (use your int size here)
\intif (mantissa > 0x03FF) {
 mantissa | = 0 \times \text{FFFFFS00};
     }
     \text{lsb} = \text{LUT} linear_exponents[exponent];
     return ((float)mantissa)*lsb;
}
     //Decode mantissa based on exponent and generate twos complement form
     mantissa &= 0x07FF
     t slinear11 to float (unsigned
lsb leads \mathbf{E} = \mathbf{E} \mathmantissa signed int)(number lsb);
```
Figure 7-36. SLINEAR11 to floating point conversion **unsigned int float_to_slinear11 float number signed int exponent**

```
unsigned int float_to_ulinear16(float number, unsigned char <b>vout_mode)
   float lsb
float lsb;
1sb = LUT\_linear\_exponents[ (vout_model & 0x1F) ]if exponent
return (unsigned int)(number/lsb);
 ls \frac{1}{2}{
}
```
Figure 7-37. Floating point to ULINEAR16 conversion

```
L dimeasit_to_tioat(unsigned int number, unsigned char vout_mode)
     float lsb;
     \text{lsb} = \text{LUT} \text{linear} \text{exponents} \left[ \text{(vout\_mode & 0x1F)} \right];mantissa &= 0x07FF
return ((float)number)*lsb;
lsb LUT_linear_exponents[(vout_mode 0x1F)];
float ulinear16_to_float(unsigned int number, unsigned char vout_mode)
{
}
```
Figure 7-38. ULINEAR16 to floating point conversion

unsigned int float_to_ulinear16 float number unsigned char vout_mode 7.9.4 Raw non-volatile memory programming

TPS536C7B1 has 256 bytes of internal EEPROM non-volatile memory (NVM). Each PMBus command with NVM backup is mapped into the NVM array. For example, if a command supports 16 possible values, there are 4 **float u** is **number u** interved in the device. corresponding bits for that field. The NVM array is designed withstand being overwritten greater than 1,000 times

The [USER_NVM_INDEX](#page-124-0) and [USER_NVM_EXECUTE](#page-125-0) commands provide access to read and write the raw data line **been from these commands** allow the entire configuration data for the device to be read/written with a minimum number of transactions, to save programming time. The USER NVM EXECUTE command is a 32 byte block which accesses blocks of raw NVM data. The USER NVM INDEX command is an auto-incrementing byte

command which which selects which 32 bytes of memory are being accessed via the [USER_NVM_EXECUTE](#page-125-0) command.

The *Fusion Digital Power Designer* software provided for this device is capable of exporting raw configuration data, as well as XML configuration files containing the value of each PMBus command.

Configuration validation

The first 9 bytes of data returned by [USER_NVM_EXECUTE](#page-125-0) with index zero, are identifying information for the configuration. Bytes 0 to 6 represent the [IC_DEVICE_ID](#page-115-0). Bytes 7-8 represent the [IC_DEVICE_REV](#page-115-0). Byte 9 represents the currently configured PMBus slave address.

During the NVM import process, the controller checks these 9 bytes versus its current configuration, and NACKs the [USER_NVM_EXECUTE](#page-125-0) (index = 0) command if the data does not match.

Example: Configuration validation

- Reading the [USER_NVM_EXECUTE](#page-125-0) (index 0) from a configured device returns value 0x54 49 53 6C 70 00 00 04 60 … [NVM bytes 0 to 22]. This indicates the configuration data was generated from a device with [IC_DEVICE_ID](#page-115-0) 0x54 49 53 6C 70 00, [IC_DEVICE_REV](#page-115-0) 00 04 and PMBus address 0x60.
- Writing the [USER_NVM_EXECUTE](#page-125-0) (index 0) with the value 0x54 49 53 6C 70 00 00 04 60 … [NVM bytes 0 to 22] to a new device causes it to check its [IC_DEVICE_ID](#page-115-0) is equal to 0x54 49 53 6C 70 00, check its [IC_DEVICE_REV](#page-115-0) is equal to 00 04 and check its PMBus address 0x60. If any of these checks fail, the write operation is rejected.
- Writing the [USER_NVM_EXECUTE](#page-125-0) (index 0) with the value 0xFF FF FF FF FF FF FF 00 04 60 ... [NVM bytes 0 to 22] to a new device causes it skip the [IC_DEVICE_ID](#page-115-0) check, but still check its [IC_DEVICE_REV](#page-115-0) is equal to 00 04 and check its PMBus address 0x60. If any of these checks fail, the write operation is rejected.
- Writing the [USER_NVM_EXECUTE](#page-125-0) (index 0) with the value 0xFF FF FF FF FF FF FF FF 60 ... [NVM bytes 0 to 22] to a new device causes it skip the [IC_DEVICE_ID](#page-115-0) check, skip its [IC_DEVICE_REV](#page-115-0) check, but still check its PMBus address 0x60. If any of these checks fail, the write operation is rejected.
- Writing the [USER_NVM_EXECUTE](#page-125-0) (index 0) with the value 0xFF FF FF FF FF FF FF FF FF FF ... [NVM bytes 0 to 22] to a new device causes it skip the [IC_DEVICE_ID](#page-115-0) check, skip its [IC_DEVICE_REV](#page-115-0) check, and skip its PMBus address check. No checks were performed, so the data is accepted.

Procedure: Read all configuration data

Follow the procedures below to read-back NVM data for TPS536C7B1 devices.

- 1. Configure the device as desired through PMBus commands, then issue [STORE_USER_ALL](#page-90-0). Power cycle the device or issue RESTORE USER ALL with power conversion disabled to ensure operating memory and non-volatile memory bytes are matching.
- 2. Write the [USER_NVM_INDEX](#page-124-0) command to 00h.
- 3. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 0).
- 4. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 1).
- 5. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 2).
- 6. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 3).
- 7. Read back and record the USER NVM EXECUTE command (index $= 4$).
- 8. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 5).
- 9. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 6).
- 10. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 7).
- 11. Read back and record the [USER_NVM_EXECUTE](#page-125-0) command (index = 8). The last 23 bytes of this command are not used by the device. TI recommends replacing these bytes with 00h for consistency across different configurations.

Procedure: Write all configuration data

Follow the procedures below to write NVM data for TPS536C7B1 devices.

1. Apply +3.3V to the VCC pin of TPS536C7B1

- 2. Ensure power conversion is disabled for both channels.
- 3. Write the [USER_NVM_INDEX](#page-124-0) command to 00h.
- 4. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 0). In this example, disable the selfvalidation checks by replacing the first 9 bytes with FFh.
- 5. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 1).
- 6. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 2).
- 7. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 3).
- 8. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 4).
- 9. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 5).
- 10. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 6).
- 11. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 7).
- 12. Write the previously recorded [USER_NVM_EXECUTE](#page-125-0) (index = 8). Replace the last 23 bytes with 00h. An NVM store operation is automatically performed once the last block is successfully received.
- 13. Wait 100 ms for non-volatile memory programming to complete successfully. Ensure that the +3.3V power supply to the device is not interrupted during this time to guarantee proper memory storage and retention.
- 14. **Do not** issue an NVM store operation at this point. This overwrites the NVM array with the data values in operating memory.
- 15. Power cycle the device or issue [RESTORE_USER_ALL](#page-90-0) to continue operation with the newly programmed values. Multifunction pin configurations require a power cycle to take effect.

Table 7-10. Supported Commands and NVM Defaults

Table 7-10. Supported Commands and NVM Defaults (continued)

TPS536C7

Table 7-10. Supported Commands and NVM Defaults (continued)

Table 7-10. Supported Commands and NVM Defaults (continued)

TPS536C7

Table 7-10. Supported Commands and NVM Defaults (continued)

(1) Tracking OV, UV offset value only is stored in NVM. Hex value is calculated based on VOUT_COMMAND in the ULINEAR16 format. By default VOUT_COMMAND is restored based on pin detection, so the hex value of these commands differ from this table based on the VBOOT_CHA pinstrap detection results.

(2) Block commands are documented LSB ... MSB, as displayed in *Fusion Digital Power Designer*.

7.9.5 PMBus Command Descriptions

7.9.5.1 (00h) PAGE

7.9.5.2 (01h) OPERATION

7.9.5.3 (02h) ON_OFF_CONFIG

7.9.5.4 (03h) CLEAR_FAULTS

7.9.5.5 (04h) PHASE

7.9.5.6 (05h) PAGE_PLUS_WRITE

7.9.5.7 (06h) PAGE_PLUS_READ

7.9.5.8 (10h) WRITE_PROTECT

7.9.5.9 (15h) STORE_USER_ALL

7.9.5.10 (16h) RESTORE_USER_ALL

7.9.5.11 (19h) CAPABILITY

7.9.5.12 (1Bh) SMBALERT_MASK_WORD

7.9.5.13 (1Bh) SMBALERT_MASK_VOUT

7.9.5.14 (1Bh) SMBALERT_MASK_IOUT

7.9.5.15 (1Bh) SMBALERT_MASK_INPUT

7.9.5.16 (1Bh) SMBALERT_MASK_TEMPERATURE

7.9.5.17 (1Bh) SMBALERT_MASK_CML

7.9.5.18 (1Bh) SMBALERT_MASK_MFR

7.9.5.19 (20h) VOUT_MODE

7.9.5.20 (21h) VOUT_COMMAND

7.9.5.21 (22h) VOUT_TRIM

7.9.5.22 (24h) VOUT_MAX

7.9.5.23 (25h) VOUT_MARGIN_HIGH

7.9.5.24 (26h) VOUT_MARGIN_LOW

7.9.5.25 (27h) VOUT_TRANSITION_RATE

7.9.5.26 (28h) VOUT_DROOP

Description: Sets the rate, in mV/A (mΩ) at which the output voltage decreases with increasing output current for use with adaptive voltage positioning. Also referred to as the DC Load Line (DCLL).

7.9.5.27 (29h) VOUT_SCALE_LOOP

7.9.5.28 (2Bh) VOUT_MIN

7.9.5.29 (33h) FREQUENCY_SWITCH

7.9.5.30 (34h) POWER_MODE

7.9.5.31 (35h) VIN_ON

7.9.5.32 (38h) IOUT_CAL_GAIN

7.9.5.33 (39h) IOUT_CAL_OFFSET

7.9.5.34 (40h) VOUT_OV_FAULT_LIMIT

7.9.5.35 (41h) VOUT_OV_FAULT_RESPONSE

7.9.5.36 (42h) VOUT_OV_WARN_LIMIT

7.9.5.37 (43h) VOUT_UV_WARN_LIMIT

7.9.5.38 (44h) VOUT_UV_FAULT_LIMIT

7.9.5.39 (45h) VOUT_UV_FAULT_RESPONSE

7.9.5.40 (46h) IOUT_OC_FAULT_LIMIT

7.9.5.41 (47h) IOUT_OC_FAULT_RESPONSE

7.9.5.42 (4Ah) IOUT_OC_WARN_LIMIT

7.9.5.43 (4Fh) OT_FAULT_LIMIT

7.9.5.44 (50h) OT_FAULT_RESPONSE

7.9.5.45 (51h) OT_WARN_LIMIT

7.9.5.46 (55h) VIN_OV_FAULT_LIMIT

7.9.5.47 (56h) VIN_OV_FAULT_RESPONSE

7.9.5.48 (57h) VIN_OV_WARN_LIMIT

7.9.5.49 (58h) VIN_UV_WARN_LIMIT

7.9.5.50 (59h) VIN_UV_FAULT_LIMIT

7.9.5.51 (5Ah) VIN_UV_FAULT_RESPONSE

7.9.5.52 (5Bh) IIN_OC_FAULT_LIMIT

7.9.5.53 (5Ch) IIN_OC_FAULT_RESPONSE

7.9.5.54 (5Dh) IIN_OC_WARN_LIMIT

7.9.5.55 (60h) TON_DELAY

7.9.5.56 (61h) TON_RISE

7.9.5.57 (62h) TON_MAX_FAULT_LIMIT

7.9.5.58 (63h) TON_MAX_FAULT_RESPONSE

7.9.5.59 (64h) TOFF_DELAY

7.9.5.60 (65h) TOFF_FALL

7.9.5.61 (6Bh) PIN_OP_WARN_LIMIT

7.9.5.62 (78h) STATUS_BYTE

7.9.5.63 (79h) STATUS_WORD

7.9.5.64 (7Ah) STATUS_VOUT

7.9.5.65 (7Bh) STATUS_IOUT

7.9.5.66 (7Ch) STATUS_INPUT

7.9.5.67 (7Dh) STATUS_TEMPERATURE

7.9.5.68 (7Eh) STATUS_CML

7.9.5.69 (7Fh) STATUS_OTHER

7.9.5.70 (80h) STATUS_MFR_SPECIFIC

7.9.5.71 (88h) READ_VIN

7.9.5.72 (89h) READ_IIN

7.9.5.73 (8Bh) READ_VOUT

7.9.5.74 (8Ch) READ_IOUT

7.9.5.75 (8Dh) READ_TEMPERATURE_1

7.9.5.76 (96h) READ_POUT

7.9.5.77 (97h) READ_PIN

7.9.5.78 (98h) PMBUS_REVISION

7.9.5.79 (99h) MFR_ID

7.9.5.80 (9Ah) MFR_MODEL

7.9.5.81 (9Bh) MFR_REVISION

7.9.5.82 (9Dh) MFR_DATE

7.9.5.83 (ADh) IC_DEVICE_ID

7.9.5.84 (AEh) IC_DEVICE_REV

7.9.5.85 (B1h) USER_DATA_01 (COMPENSATION_CONFIG)

7.9.5.86 (B2h) USER_DATA_02 (NONLINEAR_CONFIG)

7.9.5.87 (B3h) USER_DATA_03 (PHASE_CONFIG)

7.9.5.88 (B4h) USER_DATA_04 (DVID_CONFIG)

7.9.5.89 (B7h) USER_DATA_07 (PHASE_SHED_CONFIG)

7.9.5.90 (BAh) USER_DATA_10 (ISHARE_CONFIG)

7.9.5.91 (BBh) USER_DATA_11 (MFR_PROTECTION_CONFIG)

7.9.5.92 (BDh) USER_DATA_13 (MFR_CALIBRATION_CONFIG)

7.9.5.93 (CDh) MFR_SPECIFIC_CD (MULTIFUNCTION_PIN_CONFIG_1)

7.9.5.94 (CEh) MFR_SPECIFIC_CE (MULTIFUNCTION_PIN_CONFIG_2)

7.9.5.95 (CFh) SMBALERT_MASK_EXTENDED

7.9.5.96 (D1h) READ_VOUT_MIN_MAX

7.9.5.97 (D2h) READ_IOUT_MIN_MAX

7.9.5.98 (D3h) READ_TEMPERATURE_MIN_MAX

7.9.5.99 (D4h) READ_MFR_VOUT

7.9.5.100 (D5h) READ_VIN_MIN_MAX

7.9.5.101 (D6h) READ_IIN_MIN_MAX

7.9.5.102 (D7h) READ_PIN_MIN_MAX

7.9.5.103 (D8h) READ_POUT_MIN_MAX

7.9.5.104 (DAh) READ_ALL

7.9.5.105 (DBh) STATUS_ALL

7.9.5.106 (DCh) STATUS_PHASES

7.9.5.107 (DDh) STATUS_EXTENDED

7.9.5.108 (E3h) MFR_SPECIFIC_E3 (VR_FAULT_CONFIG)

7.9.5.109 (E4h) SYNC_CONFIG

7.9.5.110 (EDh) MFR_SPECIFIC_ED (MISC_OPTIONS)

7.9.5.111 (EEh) MFR_SPECIFIC_EE (PIN_DETECT_OVERRIDE)

7.9.5.112 (EFh) MFR_SPECIFIC_EF (SLAVE_ADDRESS)

7.9.5.113 (F0h) MFR_SPECIFIC_F0 (NVM_CHECKSUM)

7.9.5.114 (F5h) MFR_SPECIFIC_F5 (USER_NVM_INDEX)

7.9.5.115 (F6h) MFR_SPECIFIC_F6 (USER_NVM_EXECUTE)

7.9.5.116 (FAh) NVM_LOCK

7.9.5.117 (FBh) MFR_SPECIFIC_WRITE_PROTECT

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Typical Application

8.1.1 Application

The TPS536C7B1 is a fully PMbus 1.3.1 compliant step-down controller with dual channels. All programmable parameters can be configured by PMBus and stored in NVM as the new default value to minimize external component count.

This design uses a 0.88-V / 400-A, 1-V / 50-A design as an example. Use the following design procedure to select key components.

 $43.3-VV_{IN}$

8.1.1.1 Schematic

Figure 8-3. Powerstages Schematic (2/3)

VOUTA: OUTPUT CAPACITORS 28x220uF(1206), 36x100uF(1206)

Figure 8-5. Ouptput Capacitors Schematic

8.1.1.2 Design Requirements

The key requirements for this design are summarized below.

Table 8-1. Design Parameters

8.1.1.3 Detailed Design Procedure

The following steps illustrate the key components selection for the 0.88V / 400A, 1V / 50A ASIC application.

Inductor Selection

Smaller inductance yields better transient performance, but leads to higher ripple current and lower efficiency. Higher inductance has the opposite effect. It is common practice to limit the ripple current to between 20%-40% of maximum per-phase current for balanced performance. In this design example, 30% of the maximum perphase current is used for channel A.

$$
\Delta I_{\text{RIPPLE}(\text{target})} = \frac{I_{\text{CC}}(\text{MAX})}{N_{\Phi}} \times 30\% = \frac{400 \text{A}}{10 \text{phases}} \times 0.3 = 12.0 \text{ A}
$$
\n(48)

$$
L_{\text{target}} = \frac{V_{\text{OUT}} \times (V_{\text{in}(\text{max})} - V_{\text{OUT}})}{V_{\text{in}(\text{max})} \times \Delta I_{\text{RIPPLE}(\text{target})} \times f_{\text{SW}}} = \frac{0.88V \times (13.2V - 0.88V)}{13.2V \times 12A \times 500 \text{kHz}} = 0.137 \mu\text{H}
$$
(49)

Considering the variation and derating of the inductance and a standard inductor value of 150nH with DCR 0.125 mΩ, is selected. Then use Equation 41 to re-calculate the actual output ripple.

$$
I_{RIPPLE(actual)} = \frac{V_{OUT} \times (V_{in(max)} - V_{OUT})}{V_{in(max)} \times f_{SW} \times L_{actual}} = \frac{0.88V \times (13.2V - 0.88V)}{13.2V \times 500 \text{kHz} \times 0.150 \mu\text{H}} = 10.9A
$$
(50)

With same design procedure for channel B, a standard inductor value of 150 nH with DCR 0.125 mΩ from ITG is chosen.

Output Capacitor Selection

Generally, consider output ripple and output voltage deviation during load transient when selecting output capacitors.

When available, follow the output capacitance recommendation for the load ASIC reference design. With TPS536C7B1 device, it is possible to meet the load transient with lower output capacitance due to the

Copyright © 2021 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSDI9&partnum=TPS536C7)* 133

high-speed nature of DCAP+ control. Table 8-2 is the output capacitance recommendation for the above rail specification.

Table 8-2. Output Capacitor Recommendations

Select Per-Phase Valley Current Limit

Equation 42 shows the calculation of per-phase valley current limit based on maximum processor current, the operating phase number and per-phase current ripple ΔI_{RIPPLE(actual)}.

For the channel A,

$$
I_{\text{OCL}} = K_{\text{margin}} \times \frac{I_{\text{CC}(\text{max})}}{N_{\Phi}} - \frac{\Delta I_{\text{RIPPLE}}}{2} = 1.25 \times \frac{400 \text{A}}{10 \text{phases}} - \frac{10.9 \text{A}}{2} = 44.5 \text{A}
$$
(51)

Where K_{margin} is the maximum operating margin factor. Choose 125% margin to avoid triggering current limit during load transient events. For this design, choose the 47A valley current limit for channel A.

$$
I_{SAT(min)} = I_{OCL} + \Delta I_{RIPPLE} = 47A + 10.9A = 57.9A
$$
\n
$$
(52)
$$

Equation 43 indicates the minimum saturation current for inductor. Using same design procedure, the valley current limit for channel B is selected to be 26 A.

Set USR threshold to improve load transient performance

There are two levels of undershoot reduction (USR1, USR2) options. USR1 enables up to 3, 4, 5 or all normal phases and USR2 enables all available phases. To select the proper value, start with each USR threshold set to be disabled, and then systematically lower the threshold, enabling fast-phase-addition to meet the load transient requirement.

For this design, phase shedding is disabled. USR1 and USR2 are selected to be disabled for both channel A and channel B.

Input Current Sensing (Shunt/ Calculated Iin/ Inductor DCR)

TPS536C7B1 has three input current sensing options: shunt current sensing, calculated input current sensing and inductor DCR current sensing. Either option may be chosen for precision input current reporting.

Shunt current sensing

In this design, the external shunt resistor 0.5 m Ω ± 1%, 3 W, 4026 package is selected. Once properly calibrated, Input current reporting is within the tolerance target.

Calculated input current sensing

TPS536C7B1 includes an option to impute input current for situations in which the addition of a shunt or input inductor is prohibitive. Connect pins 46 (VIN CSNIN) and 47 (CSPIN) together, and place a minimum 1 μF effective capacitance bypass cap from pin 46 to GND, then connect pin 46 to input supply (12 V nominally) before input inductor. Configure the calculated input current option through the NVM settings in MFR_SPECIFIC_ED (MISC OPTIONS).

Inductor DCR Current Sensing

This section describes the procedure to determine an inductor DCR thermal compensation network design. Figure 8-6 shows a typical DCR sensing circuit. From Equation 44 and Equation 45, when the time constant of the RC network is equal to the L/R time constant of the inductor, the capacitor voltage V_C across the CSENSE capacitor can be used to obtain the inductor current. However, inductor windings have a positive temperature coefficient of approximately 3900 ppm/°C. So an NTC thermistor is used to cancel thermal variation from the inductor DCR.

The design goal is for the DCR value to be invariant with the temperature. Therefore, the voltage across sense capacitor would be only dependent on the inductor current over the temperature range of interest.

Figure 8-6. Input DCR Network

 $I_{IN} \times R_{DCR} = V_{DCR}$ (54)

The equivalent resistance of the R_{SEQU} , R_{NTC} , R_{SERIES} and R_{PAR} values is given by R_{EQ} in Equation 46. Use Equation 46, Equation 47 and [Equation 48](#page-135-0) to derive the values of R_{SEQU} , R_{NTC} , R_{SERIES} and R_{PAR} .

$$
V_C = V_{DCR} \times R_{EQ} = \frac{I_{IN} \times R_{DCR} \times R_{P_N}}{R_{P_N} + R_{SEQU}} = \beta \times I_{IN}
$$
\n(57)

Finally the value of β, given in Equation 49 represents the effective current sense gain after thermal compensation. This value can be used as the sense element resistance to derive the PMBus settings as described in [Input current calibration \(measured\).](#page-48-0)

$$
\beta = \frac{R_{DCR} \times R_{P_N}}{R_{P_N} + R_{SEQU}}\tag{58}
$$

For this design, select thermistor RNTC as 1 kΩ, 5%, 0603, B-constant is 3650k, P/N: NCP18XQ102J03B from Murata. Select C_{SFNSF} as 1 µF X7R or better dielectric (C0G preferred).

In order to solve the value of R_{SEQU}, R_{SERIES} and R_{PAR}, the β at three temperature points are set equal. set β = 0.15 mΩ equally at temperature 0 °C, 25 °C and 75 °C. With the calculation, three resistors value can be found as R_{SEQU} = 332 Ω, R_{SERIES} = 432 Ω, R_{PAR} = 1.40 kΩ.

Figure 8-7. Inductor DCR sensing voltage over temperature

TI offers an application note and excel spreadsheet to streamline input DCR netowrk calculations. Contact your local field/sales representative to get a copy of the document.

Loop compensation design

- 5 mΩ: Typical gain from power stage current sense
- ACLL: Programmable AC load line, provides direct output voltage feedback.
- DCLL: Programmable DC load line, provides adaptive voltage positioning
- K_{DIV} : Fixed scalar with value of 0.5
- T_{INT} : Programmable integration time constant, adjustable from 1 µs to 16 µs (scale = 1 µs)
- K_{INT} : Programmable integration gain which can be adjustable from 0.5x, 1x, 1.5x, 2x
- KAC : Programmable AC gain which is adjustable from 0.5x, 1x, 1.5x, 2x
- V_{RAMP} : Programmable ramp voltage which is adjustable from 80 mV to 320 mV(scale = 40 mV)

For this design, the optimal loop compensation values were derived by tuning. The final valuea are listed .

Table 8-3.

Table 8-3. (continued)

Select ADDR_CONFIG pin resistors

Based on the design requirements of PMBus address select the upper and lower ADDR_CONFIG pin resistors, R_{HA} and R_{LA} according to #none##none##none#.

Select the boot voltage V_{BOOT} for each channel

The boot voltage for channel A is determined by pinstrapping on the VBOOT_CHA pin. Based on #none##none##none##none#, select R_{HB} = 20.0 kΩ and R_{LB} = 59.0 kΩ to select 0.88 V as the channel A boot voltage.

The boot voltage for channel B is stored in NVM. Update the NVM value for [VOUT_COMMAND](#page-94-0) to 1.0 V, and store the value to non-volatile memory.

8.1.1.4 Application Performance Plots

Figure 8-8. Soft-start channel A (0 ms TON_DELAY) Figure 8-9. Shutdown (immediate off) channel A

Figure 8-16. DVID down transition channel A

Figure 8-18. Soft-start Channel B (0 ms TON_DELAY)

TOFF_DELAY)

Figure 8-17. Closed loop bode plot channel A

Figure 8-19. Shutdown (immediate off) channel B

Figure 8-21. Steady-state ripple channel B

Figure 8-22. Steady-state PWM jitter channel B Figure 8-23. DVID transition up channel B

Figure 8-24. DVID transition down channel B

Figure 8-25. Closed loop bode plot channel B

Figure 8-26. RESET# pin function

9 Power Supply Recommendations

The TPS536C7B1 does not have strict power sequencing requirements. The VCC supply, power stage VDD 5V supply, VIN_CSNIN and CSPIN supplies may be safely powered up independently of each other, even if the VCC supply voltage is off and low-impedance. Do not raise pull-up voltages for open-drain pins AVR_RDY, BVR_RDY, SMB_ALRT#, SMB_DIO, VR_FAULT# before the VCC supply, or pull them to voltages above the VCC voltage during operation. If system sequencing requirements mandate raising the pull-up voltages for these pins prior to VCC being established, limit the pin current to 1.0 mA to avoid damage to the device.

The minimum pull-up resistor value for open drain pins AVR_RDY, BVR_RDY, SMB_ALRT#, SMB_DIO, VR_FAULT# is limited by the allowable sinking current for the pin. The maximum pull-up resistor value is limited by the off-state leakage current for the pin, and the logic level of any downstream device using the pin as an input. Table 9-1 summarizes the allowable sinking current and off-state leakage for open drain IO pins.

1. $T_J = 125^{\circ}C$

For input pins ACSPx, BCSPx, AVR_EN, BVR_EN, SYNC, RESET#, which exceed the VCC pin value during operation, during power-on or otherwise, include a series resistor of 10.0 kΩ or greater to limit the current into the pin.

It is safe to power-on the VDD 5V supply to TI smart power stage devices prior to TPS536C7B1 VCC. TI smart power stage devices do not source any unsafe voltages or currents into TPS536C7B1 ACSPx, BCSPx, ATSEN, BTSEN, APWMx, BPWMx pins when the VCC pin is not powered.

TI smart power stages (CSD95xxx) provide hysteresis current on their PWM input pins to improve noise immunity. This current is active when the power stage is powered by 5V VDD and enabled, regardless of the status of VCC. When the VCC pin of TPS536C7B1 is unpowered, this hysteresis current flows through the PWM pins, to ESD structures in the controller, causing the PWM pin voltage to float low, out of the tri-state window. This can cause the power stage device to switch its low-side power MOSFET on. As a result, in any case where the power stage VDD 5V power supply is enabled prior to VCC, supply, TI recommends to control the power stage enable pin to be low until both supply voltages are established.

TPS536C7B1 voltage and current protections become active when the controller VCC supply is powered. TI recommends the VCC voltage be powered first, prior to power stage 5V, or VIN_CSNIN/CSPIN voltages. In general, TI recommends to assert the AVR_EN/BVR_EN pins last in the power sequence.

Other sequences are permissible, but may not be able to make use of the controller protection features. For example, if a board assembly issue causes the power input supply (e.g. nominally 12V supply) to charge the output voltage, the TPS536C7B1 over-voltage protection can protect the load device by forcing the PWM pins low, causing the power stage devices to discharge the output voltage, but only if the VCC supply is established by the time the power input voltage rises.

10 Layout

Proper layout techniques are critical to power supply performance. The recommendations given in this document are meant to minimize risk and give the highest possibility of first pass success. Other layout designs are possible but may carry higher risk of performance issues. Contact your TI local field/sales representative for in-depth guidance and layout reviews.

The driverless controller architecture makes it easy to separate noisy driver interface lines from sensitive controller signals. Because the power stage is external to the device, all gate drive and switch node traces must be local to the inductor and power stages.

Controller Layout Guidelines

- Keep minimum 800 mil distance between the controller and the closest power stage
- Ensure the controller and all power stages must share a common ground plane
- Route CSPx /VREF differentially from controller to IOUT/REFIN pin of each power stages on a quiet inner layer. Alternately, create a small VREF copper plane between controller and power stages, and embed the CSPx traces inside VREF plane.
- PWMx must be routed on a different quiet inner layer and not on the same layer next to CSPx/VREF differential pairs.

Note

MOST IMPORTANT LAYOUT RECOMMENDATION: Must keep min 40mil clearance between 12Vin copper/vias/traces and sensitive analog interface lines.

Power stage layout guidelines

- Use the recommended land and via pattern for power stage footprint
- Make layer 2 on the PCB stack a solid ground plane
- Maximize the phase pitch between adjacent phases whenever possible to prevent any cross-coupling noise between devices (9 mm or higher is preferred)
- In cases where the phase pitch is tighter, adjust the controller phase firing order to minimize noise coupling between devices.
- The input voltage bypass capacitors require a minimum two vias per pad(for both Vin and GND)
- Place additional GND vias along the sides of device as space allows
- For multi-phase systems, ensure that the GND pour connects all phases.
- Connect the VOS pin feedback point to the inner edge of the inductor output pad.
- Place VDD and PVDD bypass capacitors directly next to pins on the same layer of the device.

Layout example

Figure 10-1. Controller layout example

Figure 10-2. CSP signal routing example

TPS536C7

Figure 10-3. Power stage placement example

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

11.1 Tape and Reel Information

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Sep-2024

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

*All dimensions are nominal

MECHANICAL DATA

NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- **B.** This drawing is subject to change without notice.
- $C.$ Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

RSL0048B

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES:

- per ASME Y14.5M.
This drawing is subject to change without notice.
-
-

EXAMPLE BOARD LAYOUT

RSL0048B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

NOTES: (continued)

-
- on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSL0048B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated